Design Techniques for Xilinx Virtex FPGA Configuration Memory Scrubbers

被引:78
|
作者
Herrera-Alzu, I. [1 ]
Lopez-Vallejo, M. [1 ]
机构
[1] Univ Politecn Madrid, Dept Elect Engn, ETSI Telecomunicac, E-28040 Madrid, Spain
关键词
Field Programmable Gate Array (FPGA); reconfiguration; scrubbing; single event upset; Xilinx; SINGLE-EVENT; MITIGATION;
D O I
10.1109/TNS.2012.2231881
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
SRAM-based FPGAs are in-field reconfigurable an unlimited number of times. This characteristic, together with their high performance and high logic density, proves to be very convenient for a number of ground and space level applications. One drawback of this technology is that it is susceptible to ionizing radiation, and this sensitivity increases with technology scaling. This is a first order concern for applications in harsh radiation environments, and starts to be a concern for high reliability ground applications. Several techniques exist for coping with radiation effects at user application. In order to be effective they need to be complemented with configuration memory scrubbing, which allows error mitigation and prevents failures due to error accumulation. Depending on the radiation environment and on the system dependability requirements, the configuration scrubber design can become more or less complex. This paper classifies and presents current and novel design methodologies and architectures for SRAM-based FPGAs, and in particular for Xilinx Virtex-4QV/5QV, configuration memory scrubbers.
引用
收藏
页码:376 / 385
页数:10
相关论文
共 50 条
  • [1] System Design Framework and Methodology for Xilinx Virtex FPGA Configuration Scrubbers
    Herrera-Alzu, I.
    Lopez-Vallejo, M.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (01) : 619 - 629
  • [2] Exploration of Uninitialized Configuration Memory Space for Intrinsic Identification of Xilinx Virtex-5 FPGA Devices
    Sander, Oliver
    Glas, Benjamin
    Braun, Lars
    Mueller-Glaser, Klaus D.
    Becker, Juergen
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012
  • [3] Xilinx Virtex-II FPGA design acceleration using a novel merging methodology for partial configuration bitstreams
    Bieser, C.
    Mueller-Glaser, K. -D.
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 89 - +
  • [5] XGMII implementation in FPGA Xilinx Virtex II Pro
    Valach, S.
    Annals of DAAAM for 2004 & Proceedings of the 15th International DAAAM Symposium: INTELLIGNET MANUFACTURING & AUTOMATION: GLOBALISATION - TECHNOLOGY - MEN - NATURE, 2004, : 469 - 470
  • [7] A Review of Xilinx FPGA Architectural Reliability Concerns from Virtex to Virtex-5
    Quinn, Heather
    Morgan, Keith
    Graham, Paul
    Krone, Jim
    Caffrey, Michael
    RADECS 2007: PROCEEDINGS OF THE 9TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 2007, : 604 - 611
  • [8] Implementing the discrete cosine Transform using the Xilinx Virtex FPGA
    Fox, TW
    Turner, LE
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 492 - 502
  • [9] High Performance Matrix Multiplication based on Xilinx Virtex FPGA
    Arulselvi, S.
    Karthik, B.
    Jasmin, M.
    Balaji, S.
    JOURNAL OF MECHANICS OF CONTINUA AND MATHEMATICAL SCIENCES, 2019, : 417 - 431