Competitive 1T-DRAM in 28 nm FDSOI Technology for Low-Power Embedded Memory

被引：0

作者：

El Dirani, H. ^{[1
,2
]}

Bawedin, M. ^{[2
]}

Lee, K. ^{[2
]}

Parihar, M. ^{[2
]}

Mescot, X. ^{[2
]}

Fonteneau, P. ^{[1
]}

Galy, Ph. ^{[1
]}

Gamiz, F. ^{[3
]}

Kim, Y-T. ^{[4
]}

Ferrari, P. ^{[2
]}

Cristoloveanu, S. ^{[2
]}

机构：

[1] STMicroelectronics, 850 Rue Jean Monnet, F-38926 Crolles, France

[2] Umv Grenoble Alpes, IMEP LAHC, Grenoble INP Minatec, CNRS, F-38000 Grenoble, France

[3] Univ Granada, Granada, Spain

[4] KIST, Seoul, South Korea

来源：

2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2016年

关键词：

SOI; FDSOI; 1T-DRAM; Z(2)-FET; low-power; SOI;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We demonstrate experimentally a capacitorless 1T-DRAM fabricated with 28 nm FDSOI. The Z(2)-FET memory cell features a large current sense margin and long retention time at T = 25 degrees C and 85 degrees C. Systematic measurements show that Z(2)-FET exhibits negligible OFF-state current at low drain/gate bias and is suitable as a low-power embedded memory.

引用

页数：2

共 50 条

[1] Ultra-low power 1T-DRAM in FDSOI technology
El Dirani, H.
Lee, K. H.
Parihar, M. S.
Lacord, J.
Martinie, S.
Barbe, J-Ch.
Mescot, X.
Fonteneau, P.
Broquin, J. -E.
Ghibaudo, G.
Galy, Ph
Gamiz, F.
Taur, Y.
Kim, Y. -T.
Cristoloveanu, S.
Bawedin, M.
[J]. MICROELECTRONIC ENGINEERING, 2017, 178 : 245 - 249
[2] Low-Power Z2-FET Capacitorless 1T-DRAM
Parihar, M. S.
Lee, K. H.
Dirani, H. E.
Navarro, C.
Lacord, J.
Martinie, S.
Barbe, J. -Ch.
Fonteneau, P.
Galy, Ph.
Le Royer, C.
Mescot, X.
Gamiz, F.
Cheng, B.
Asenov, A.
Taur, Y.
Bawedin, M.
Cristoloveanu, S.
[J]. 2017 IEEE 9TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2017, : 103 - 106
[3] A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory
Yoshida, E
Tanaka, T
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 692 - 697
[4] A Layout Strategy for Low-Power Voltage Level Shifters in 28nm UTBB FDSOI Technology
Corsonello, P.
Frustaci, F.
Perri, S.
[J]. 2015 AEIT INTERNATIONAL ANNUAL CONFERENCE (AEIT), 2015,
[5] Vertical Transistor With n-Bridge and Body on Gate for Low-Power 1T-DRAM Application
Lin, Jyi-Tsong
Lin, Hung-Hsiu
Chen, Yi-Jie
Yu, Cyuan-You
Kranti, Abhinav
Lin, Chih-Chia
Lee, Wei-Han
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) : 4937 - 4945
[6] Architecture Evaluation for Standalone and Embedded 1T-DRAM
Ansari, Md Hasan Raza
Navlakha, Nupur
Lin, Jyi-Tsong
Kranti, Abhinav
[J]. 2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
[7] A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory
Yoshida, E
Tanaka, T
[J]. 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 913 - 916
[8] A2RAM: Low-power 1T-DRAM memory cells compatible with planar and 3D SOI substrates
Gamiz, F.
Rodriguez, N.
Marquez, C.
Navarro, C.
Cristoloveanu, S.
[J]. 2014 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2014,
[9] A Novel 1T-DRAM Fabricated With 22 nm FD-SOI Technology
Xie, H.
Zhang, W.
Zhou, P.
Cristoloveanu, S.
Xu, Y.
Liu, F. Y.
Wan, J.
[J]. IEEE ELECTRON DEVICE LETTERS, 2024, 45 (04) : 558 - 561
[10] A Low-Power and High-Density Associative Memory in 28 nm CMOS Technology
Annovi, Alberto
Calderini, Giovanni
Crescioli, Francesco
De Canio, Francesco
Frontini, Luca
Kubota, Takashi
Liberali, Valentino
Luciano, Pierluigi
Palla, Fabrizio
Shojaii, Seyed Ruhollah
Sotiropoulou, Calliope-Louisa
Stabile, Alberto
Traversi, Gianluca
[J]. 2017 6TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2017,

← 1 2 3 4 5 →