A Comparative study of Junctionless dual material double gate Silicon on Insulator (SOI) and Silicon on Nothing (SON) MOSFET

被引:0
|
作者
Chauhan, Rachana [1 ]
Abhinav [1 ]
Kumar, Amrish [1 ]
Rai, Sanjeev [1 ]
机构
[1] Motilal Nehru Natl Inst Technol Allahabad, Dept Elect & Commun Engn, Allahabad 211004, Uttar Pradesh, India
关键词
JLDMDG MOSFET; SOI; SON; SCEs; DIBL and subthreshold swing;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, the electrostatic performance of junctionless dual material double gate (JLDMDG) silicon on insulator (SOI) is compared with that of JLDMDG silicon on nothing (SON) MOSFET. The 2D device simulation is used for the comparison of major electrostatic figure of merits such as threshold voltage subthreshold swing, Drain Induced Barrier Lowering (DIBL) and Ion/Ioff ratio. Further, in this paper the effect of scaling and doping concentration on electrostatic performance of JLDMDG MOSFET has been studied by varying the gate oxide thickness, channel length and channel thickness. The simulation result reveals that the JLDMDG SON MOSFET provides higher immunity to different short channel effects, compared to JLDMDG SOI MOSFET. The degradation in SCEs in JLDMDG SOI is mainly due to the fringing field effect developed from gate to source/drain.The fringing field will further generate electric field into the channel region from source/drain which weaken the gate control.[9]
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Comparative Study of Single Material Gate and Dual Material Gate Silicon-on-Insulator Junctionless Transistors
    Wagaj, S. C.
    Chavan, Y. V.
    PROCEEDINGS OF 2017 11TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2017), 2017, : 272 - 277
  • [2] Dual material gate silicon on insulator junctionless MOSFET for low power mixed signal circuits
    Wagaj, S. C.
    Patil, S. C.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2019, 106 (07) : 992 - 1007
  • [3] Comparative Study of Single Gate and Double Gate Fully Depleted Silicon on Insulator MOSFET
    Devi, Sakshi
    Singh, Avtar
    Lorenzo, Rohit
    Chaudhury, Saurabh
    2015 COMMUNICATION, CONTROL AND INTELLIGENT SYSTEMS (CCIS), 2015, : 357 - 362
  • [4] Nano Scale Dual Material Gate Silicon on Nothing Junctionless MOSFET for Improving Short Channel Effect and Analog Performance
    Wagaj, S. C.
    Chavan, Y. V.
    SMART TRENDS IN INFORMATION TECHNOLOGY AND COMPUTER COMMUNICATIONS, SMARTCOM 2016, 2016, 628 : 27 - 38
  • [5] A Semi 2D Analytical Vth Model for Junctionless Double Gate Nanoscale Silicon on Nothing (JLDG-SON) MOSFET
    Basak, Subhramita
    Saha, Priyanka
    Sarkar, Subir Kumar
    2014 RECENT ADVANCES IN ENGINEERING AND COMPUTATIONAL SCIENCES (RAECS), 2014,
  • [6] Exploring the Short-Channel Characteristics of Asymmetric Junctionless Double-Gate Silicon-on-Nothing MOSFET
    Saha P.
    Banerjee P.
    Dash D.K.
    Sarkar S.K.
    Journal of Materials Engineering and Performance, 2018, 27 (06) : 2708 - 2712
  • [7] TCAD Performance Investigation of a Novel MOSFET Architecture of Dual Material Gate Insulated Shallow Extension Silicon On Nothing (DMG ISE SON) MOSFET for ULSI era
    Kaur, Ravneet
    Chaujar, Rishu
    Saxena, Manoj
    Gupta, R. S.
    APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 3164 - +
  • [8] Grooved-gate silicon-on-nothing (SON) MOSFET: evidence for suppressing SCEs
    Mishra, Sikha
    Mohanty, Soumya S.
    Bhol, Subhashree
    Mishra, Guru Prasad
    NANOMATERIALS AND ENERGY, 2019, 8 (02) : 159 - 166
  • [9] Full quantum simulation study of a nano tri-material double gate silicon-on-insulator MOSFET
    Arefinia, Zahra
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2013, 16 (05) : 1240 - 1247
  • [10] Thermal characterization of a double-gate silicon-on-insulator MOSFET
    Pandey, Manoj K.
    Sen, Sujata
    Gupta, R.S.
    Journal of Physics D: Applied Physics, 32 (03): : 344 - 349