A Study on Analyzing and Modeling Dynamic Random Access Memory Power Under Burn-in Test Condition

被引:0
|
作者
Han, C. K. [1 ]
Yoon, I. K. [1 ]
Lim, H. S. [1 ]
Kang, S. M. [1 ]
Kim, J. J. [1 ]
Ru, J. W. [1 ]
Hwang, H. S. [1 ]
Rhee, S. J. [1 ]
Cho, K. Y. [1 ]
Jin, G. Y. [2 ]
机构
[1] Samsung Elect Co Ltd, DRAM Prod Engn Team, Memory Business, Suwon, South Korea
[2] Samsung Elect Co Ltd, DRAM Prod & Technol, Memory Business, Suwon, South Korea
关键词
Power; Burn-in;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
During burn-in of DRAM (Dynamic Random Access Memory), power consumption has become a significant consideration on the capabilities of test environment with the growing quantity. Under burn-in test condition, each electrical current is categorized as operational characteristics. In this paper, we first present quantitative power consumption and its formulas under burn-in condition. Each current is categorized as operational characteristics, and components of power consumption are extracted by simultaneous equations with experimental results. Power reduction schemes show the possibility of power down without loss of Burn-in effectiveness.
引用
收藏
页码:1674 / 1676
页数:3
相关论文
共 38 条
  • [1] Maximization of power dissipation under random excitation for burn-in testing
    Huang, KC
    Lee, CL
    Chen, JE
    [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 567 - 576
  • [2] Statistical modeling of dynamic random access memory data retention characteristics
    Hiraiwa, A
    Ogasawara, M
    Natsuaki, N
    Itoh, Y
    Iwai, H
    [J]. JOURNAL OF APPLIED PHYSICS, 1996, 80 (05) : 3091 - 3099
  • [3] A Collective Study on Modeling and Simulation of Resistive Random Access Memory
    Debashis Panda
    Paritosh Piyush Sahu
    Tseung Yuen Tseng
    [J]. Nanoscale Research Letters, 2018, 13
  • [4] A Collective Study on Modeling and Simulation of Resistive Random Access Memory
    Panda, Debashis
    Sahu, Paritosh Piyush
    Tseng, Tseung Yuen
    [J]. NANOSCALE RESEARCH LETTERS, 2018, 13
  • [5] Partial Access Mode: New Method for Reducing Power Consumption of Dynamic Random Access Memory
    Riho, Yoshiro
    Nakazato, Kazuo
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (07) : 1461 - 1469
  • [6] Low Power March Memory Test Algorithm for Static Random Access Memories
    Kumar, G. Rajesh
    Babulu, K.
    [J]. INTERNATIONAL JOURNAL OF ENGINEERING, 2018, 31 (02): : 292 - 298
  • [7] Competing Under Asymmetric Information: The Case of Dynamic Random Access Memory Manufacturing
    Gardete, Pedro M.
    [J]. MANAGEMENT SCIENCE, 2016, 62 (11) : 3291 - 3309
  • [8] Emerging FETs for Low Power and High Speed Embedded Dynamic Random Access Memory
    Ansari, Md. Hasan Raza
    Navlakha, Nupur
    Lin, Jyi-Tsong
    Kranti, Abhinav
    [J]. 2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 422 - 427
  • [9] Study on Effect of ElectroMagnetic Fault Injection Attack on Dynamic Random Access Memory
    Liu Qiang
    Tang Honghui
    [J]. JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (09) : 2449 - 2457
  • [10] A study of the effects of microwave electromagnetic radiation on dynamic random access memory operation
    Bohorquez, JL
    Kenneth, O
    [J]. 2004 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD 1-3, 2004, : 815 - 819