A Nanophotonic Interconnect for High-Performance Many-Core Computation

被引:4
|
作者
Beausoleil, R. G. [1 ]
Fiorentino, M. [1 ]
Ahn, J. [2 ]
Binkert, N. [2 ]
Davis, A. [2 ]
Fattal, D. [1 ]
Jouppi, N. P. [2 ]
McLaren, M. [3 ]
Santori, C. M. [1 ]
Schreiber, R. S. [2 ]
Spillane, S. M. [1 ]
Vantrease, D. [2 ]
Xu, Q. [1 ]
机构
[1] HP Labs, Informat & Quantum Syst, 1501 Page Mill Rd,MS 1123, Palo Alto, CA 94304 USA
[2] HP Labs, Exascale Comp, Palo Alto, CA 94304 USA
[3] HP Labs, Exascale Comp, Bristol BS34 8QZ, Avon, England
关键词
D O I
10.1109/GROUP4.2008.4638201
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We describe the results of a design study of DWDM on-chip and off-chip nanophotonic interconnects and device technologies that could improve computing performance by a factor of 20 above industry projections over the next decade.
引用
收藏
页码:365 / 367
页数:3
相关论文
共 50 条
  • [41] Microring fault-resilient photonic network-on-chip for reliable high-performance many-core systems
    Michael Meyer
    Yuichi Okuyama
    Abderazek Ben Abdallah
    The Journal of Supercomputing, 2017, 73 : 1567 - 1599
  • [42] High-performance simulations of turbulent boundary layer flow using Intel Xeon Phi many-core processors
    Kang, Ji-Hoon
    Hwang, Jinyul
    Sung, Hyung Jin
    Ryu, Hoon
    JOURNAL OF SUPERCOMPUTING, 2021, 77 (09): : 9597 - 9614
  • [43] High-performance simulations of turbulent boundary layer flow using Intel Xeon Phi many-core processors
    Ji-Hoon Kang
    Jinyul Hwang
    Hyung Jin Sung
    Hoon Ryu
    The Journal of Supercomputing, 2021, 77 : 9597 - 9614
  • [44] Hybrid silicon-photonic network-on-chip for future generations of high-performance many-core systems
    Ben Ahmed, Achraf
    Ben Abdallah, Abderazek
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (12): : 4446 - 4475
  • [45] A new power efficient high performance interconnection network for many-core processors
    Al Faisal, Faiz
    Rahman, M. M. Hafizur
    Inoguchi, Yasushi
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 101 : 92 - 102
  • [46] A High Performance Parallel Ranking SVM with OpenCL on Multi-core and Many-core Platforms
    Zhu, Huming
    Li, Pei
    Zhang, Peng
    Luo, Zheng
    INTERNATIONAL JOURNAL OF GRID AND HIGH PERFORMANCE COMPUTING, 2019, 11 (01) : 17 - 28
  • [47] A PGAS Execution Model for Efficient Stencil Computation on Many-Core Processors
    Ikei, Mitsuru
    Sato, Mitsuhisa
    2014 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING (CCGRID), 2014, : 305 - 314
  • [48] Parallelization and fault-tolerance of evolutionary computation on many-core processors
    Sato, Yuji
    Sato, Mikiko
    2013 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2013, : 2602 - 2609
  • [49] A Study of Euclidean Distance Matrix Computation on Intel Many-Core Processors
    Rechkalov, Timofey
    Zymbler, Mikhail
    PARALLEL COMPUTATIONAL TECHNOLOGIES, PCT 2018, 2018, 910 : 200 - 215
  • [50] High performance parallelization of Boyer-Moore algorithm on many-core accelerators
    Jeong, Yosang
    Lee, Myungho
    Nam, Dukyun
    Kim, Jik-Soo
    Hwang, Soonwook
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2015, 18 (03): : 1087 - 1098