A Nanophotonic Interconnect for High-Performance Many-Core Computation

被引：4
|
作者：
Beausoleil, R. G. [1 ]
Fiorentino, M. [1 ]
Ahn, J. [2 ]
Binkert, N. [2 ]
Davis, A. [2 ]
Fattal, D. [1 ]
Jouppi, N. P. [2 ]
McLaren, M. [3 ]
Santori, C. M. [1 ]
Schreiber, R. S. [2 ]
Spillane, S. M. [1 ]
Vantrease, D. [2 ]
Xu, Q. [1 ]
机构：
[1] HP Labs, Informat & Quantum Syst, 1501 Page Mill Rd,MS 1123, Palo Alto, CA 94304 USA
[2] HP Labs, Exascale Comp, Palo Alto, CA 94304 USA
[3] HP Labs, Exascale Comp, Bristol BS34 8QZ, Avon, England
来源：
2008 5TH IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS | 2008年
关键词：
D O I：
10.1109/GROUP4.2008.4638201
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We describe the results of a design study of DWDM on-chip and off-chip nanophotonic interconnects and device technologies that could improve computing performance by a factor of 20 above industry projections over the next decade.
引用
收藏
页码：365 / 367
页数：3
相关论文
共 50 条
  • [31] Parallel optimization using/for multi and many-core high performance computing
    Melab, Nouredine
    Zomaya, Albert Y.
    Chakroun, Imen
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 112 : 109 - 110
  • [32] Parallel simulation of many-core processor and many-core clusters
    Lü, Huiwei
    Cheng, Yuan
    Bai, Lu
    Chen, Mingyu
    Fan, Dongrui
    Sun, Ninghui
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2013, 50 (05): : 1110 - 1117
  • [33] Low Overhead Message Passing for High Performance Many-Core Processors
    Kumar, Sumeet S.
    Djie, Mitzi Tjin A.
    van Leuken, Rene
    2013 FIRST INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2013, : 345 - 351
  • [34] Performance Evaluation of OpenFOAM on Many-Core Architectures
    Brzobohaty, Tomas
    Riha, Lubomir
    Karasek, Tomas
    Kozubek, Tomas
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE OF NUMERICAL ANALYSIS AND APPLIED MATHEMATICS 2014 (ICNAAM-2014), 2015, 1648
  • [35] Performance of a Hardware Scheduler for Many-Core Architecture
    Avron, Itai
    Ginosar, Ran
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 151 - 160
  • [36] Hierarchical synchronization between processes in a high-performance execution support of dataflow process networks on many-core architectures
    Dang-Phuong Nguyen
    Thanh-Hai Nguyen
    Dubrulle, Paul
    2014 EIGHTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS (CISIS),, 2014, : 439 - 444
  • [37] An efficient numerical solution technique for VLSI interconnect equations on many-core processors
    Domnech-Asensi, Gins
    Kazmierski, Tom J.
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [38] Optimizations in a high-performance conjugate gradient benchmark for IA-based multi- and many-core processors
    Park, Jongsoo
    Smelyanskiy, Mikhail
    Vaidyanathan, Karthikeyan
    Heinecke, Alexander
    Kalamkar, Dhiraj D.
    Patwary, Md Mosotofa Ali
    Pirogov, Vadim
    Dubey, Pradeep
    Liu, Xing
    Rosales, Carlos
    Mazauric, Cyril
    Daley, Christopher
    INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2016, 30 (01): : 11 - 27
  • [39] Microring fault-resilient photonic network-on-chip for reliable high-performance many-core systems
    Meyer, Michael
    Okuyama, Yuichi
    Abdallah, Abderazek Ben
    JOURNAL OF SUPERCOMPUTING, 2017, 73 (04): : 1567 - 1599
  • [40] Hybrid silicon-photonic network-on-chip for future generations of high-performance many-core systems
    Achraf Ben Ahmed
    Abderazek Ben Abdallah
    The Journal of Supercomputing, 2015, 71 : 4446 - 4475
12345