New Observations on the Two-Stage Degradation of Hot Carrier Reliability in High-k/Metal-gate MOSFETs

被引：0
|
作者：
Yu, Zhuoqing [1 ]
Guo, Shaofeng [1 ]
Wang, Runsheng [1 ]
Hao, Peng [1 ]
Huang, Ru [1 ]
机构：
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源：
2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA) | 2017年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, it is reported for the first time that, in nanoscale high-k/metal-gate MOSFETs, the hot carrier degradation (HCD) follows a two-stage law in some stress conditions. Both interface traps and oxide traps contribute to HCD causing its time-dependence varies with different stress modes. The results are helpful for the physical understanding of HCD in nanoscale devices.
引用
收藏
页数：4
相关论文
共 50 条
  • [41] Schottky s/d MOSFETs with high-K gate dielectrics and metal gate electrodes
    Zhu, SY
    Chen, JD
    Hu, HY
    Whang, SJ
    Chen, JH
    Shen, C
    Li, MF
    Lee, SJ
    Zhu, CX
    Chan, DSH
    Du, AY
    Tung, CH
    Singh, J
    Chin, A
    Kwong, DL
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 53 - 56
  • [42] The effects of Ge composition and Si cap thickness on hot carrier reliability of Si/Si1-xGex/Si p-MOSFETs with high-K/metal gate
    Loh, W. -Y
    Majhi, P.
    Lee, S. -H.
    Oh, J. -W.
    Sassman, B.
    Young, C.
    Bersuker, G.
    Cho, B. -J.
    Park, C. S.
    Kang, C. -Y.
    Kirsch, P.
    Lee, B. -H.
    Harris, H. R.
    Tseng, H-H.
    Jammy, R.
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 45 - +
  • [43] Effect of substrate hot carrier stress on high-k gate stack
    Park, Hokyung
    Bersuker, Gennadi
    Kang, Chang Yong
    Young, Chadwin
    Tseng, Hsing-Huang
    Jammy, Raj
    2008 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2008, : 44 - 47
  • [44] Two-stage hot carrier degradation of LDMOS transistors.
    Moens, P
    Bauwens, F
    Thomason, M
    PROCEEDINGS OF THE 17TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2005, : 323 - 326
  • [45] Effects of N-rich TiN Capping Layer on Reliability in Gate-Last High-k/Metal Gate MOSFETs
    Bae, Kidan
    Lee, Kyung Taek
    Sagong, Hyun Chul
    Choe, Minhyeok
    Lee, Hyunwoo
    Kim, Sungeun
    Kim, Kwang-Soo
    Park, Junekyun
    Pae, Sangwoo
    Park, Jongwoo
    SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 11, 2013, 58 (07): : 3 - 7
  • [46] Review of reliability issues in high-k/metal gate stacks
    Degraeve, R.
    Aoulaiche, M.
    Kaczer, B.
    Roussel, Ph.
    Kauerauf, T.
    Sahhaf, S.
    Groeseneken, G.
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 239 - +
  • [47] Performance and reliability of advanced High-K/Metal gate stacks
    Garros, X.
    Casse, M.
    Reimbold, G.
    Rafik, M.
    Martin, F.
    Andrieu, F.
    Cosnier, V.
    Boulanger, F.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1609 - 1614
  • [48] Sub-1nm EOT scaling for high-k/metal-gate stacks
    Heyns, M
    Schram, T
    Ragnarsson, LÅ
    De Gendt, S
    Kerber, A
    SOLID STATE TECHNOLOGY, 2004, 47 (07) : 22 - +
  • [49] Halo Profile Engineering to Reduce Vt Fluctuation in High-K/Metal-Gate nMOSFET
    Chen, W-Y
    Yu, T-H
    Ohtou, Tetsu
    Sheu, Y-M
    Wu, Jeff
    Liu, Cheewee
    SISPAD 2010 - 15TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2010, : 145 - 148
  • [50] Analysis of the Impact of Interfacial Oxide Thickness Variation on Metal-Gate High-K Circuits
    Cho, Minki
    Maitra, Kingsuk
    Mukhopadhyay, Saibal
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 285 - +
12345