New Observations on the Two-Stage Degradation of Hot Carrier Reliability in High-k/Metal-gate MOSFETs

被引：0

作者：

Yu, Zhuoqing ^{[1
]}

Guo, Shaofeng ^{[1
]}

Wang, Runsheng ^{[1
]}

Hao, Peng ^{[1
]}

Huang, Ru ^{[1
]}

机构：

[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China

来源：

2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA) | 2017年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, it is reported for the first time that, in nanoscale high-k/metal-gate MOSFETs, the hot carrier degradation (HCD) follows a two-stage law in some stress conditions. Both interface traps and oxide traps contribute to HCD causing its time-dependence varies with different stress modes. The results are helpful for the physical understanding of HCD in nanoscale devices.

引用

页数：4

共 50 条

[21] Inversion mobility and gate leakage in high-k/metal gate MOSFETs
Kotlyar, R
Giles, MD
Matagne, P
Obradovic, B
Shrifen, L
Stettler, M
Wang, E
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 391 - 394
[22] Effects of in situ O2 plasma treatment on OFF-state leakage and reliability in metal-gate/high-k dielectric MOSFETs
Lee, Kyong Taek
Kang, Chang Yong
Ju, Byung Sun
Choi, Rino
Min, Kyung Seok
Yoo, Ook Sang
Lee, Byoung Hun
Jammy, Raj
Lee, Jack C.
Lee, Hi-Deok
Jeong, Yoon-Ha
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (06) : 565 - 567
[23] Channel Hot-Carrier Degradation in Short-Channel Transistors With High-k/Metal Gate Stacks
Amat, Esteve
Kauerauf, Thomas
Degraeve, Robin
De Keersgieter, An
Rodriguez, Rosana
Nafria, Montserrat
Aymerich, Xavier
Groeseneken, Guido
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (03) : 425 - 430
[24] Characteristics of n-type SB-MOSFETs manufactured by using a metal-gate & a high-K dielectric
Park, Byoungchul
Lee, Hi-Deok
Kim, Yarkyeon
Jang, Moongyu
Choi, Cheljong
Jun, Myungsim
Kim, Taeyoub
Lee, Seongjae
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 50 (03) : 893 - 896
[25] A two-dimensional threshold voltage analytical model for metal-gate/high-k/SiO2/Si stacked MOSFETs
Ma Fei
Liu Hong-Xia
Fan Ji-Bin
Wang Shu-Long
CHINESE PHYSICS B, 2012, 21 (10)
[26] A two-dimensional threshold voltage analytical model for metal-gate/high-k/SiO2 /Si stacked MOSFETs
马飞
刘红侠
樊继斌
王树龙
Chinese Physics B, 2012, (10) : 443 - 449
[27] Enhanced degradation of n-MOSFETs with high-k/metal gate stacks under channel hot-carrier/gate-induced drain leakage alternating stress
Kim, Dongwoo
Lee, Seonhaeng
Kim, Cheolgyu
Lee, Chiho
Park, Jeongsoo
Kang, Bongkoo
MICROELECTRONICS RELIABILITY, 2012, 52 (9-10) : 1901 - 1904
[28] A carrier-mobility model for high-k gate-dielectric Ge MOSFETs with metal gate electrode
Xu, J. P.
Xiao, X.
Lai, P. T.
MICROELECTRONICS RELIABILITY, 2010, 50 (08) : 1081 - 1086
[29] Transistor mismatch in 32 nm high-k metal-gate process
Yuan, X.
Shimizu, T.
Mahalingam, U.
Brown, J. S.
Habib, K.
Tekleab, D. G.
Su, T. -C.
Satadru, S.
Olsen, C. M.
Lee, H.
Pan, L. -H.
Hook, T. B.
Han, J. -P.
Park, J. -E.
Na, M. -H.
Rim, K.
ELECTRONICS LETTERS, 2010, 46 (10) : 708 - U66
[30] Carrier scattering in high-k/metal gate stacks
Zeng, Zaiping
Triozon, Francois
Niquet, Yann-Michel
JOURNAL OF APPLIED PHYSICS, 2017, 121 (11)

← 1 2 3 4 5 →