Deterministic Stellar BIST for In-System Automotive Test

被引:0
|
作者
Liu, Yingdi [1 ]
Mukherjee, Nilanjan [2 ]
Rajski, Janusz [2 ]
Reddy, Sudhakar M. [1 ]
Tyszer, Jerzy [3 ]
机构
[1] Univ Iowa, Iowa City, IA 52242 USA
[2] Mentor, Wilsonville, OR 97070 USA
[3] Poznan Univ Tech, PL-60965 Poznan, Poland
关键词
automotive embedded test; functional safety; scan-based testing; test application time; test data compression; COMPRESSION; SEQUENCES; ATPG;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
With the growing number of very complex safety-critical components used in advanced driver assistance systems and autonomous vehicles, integrated circuits in this area must adhere to stringent requirements for high quality and long-term reliability driven by functional safety standards. This, in turn, requires advanced test solutions that have to respond to challenges posed by automotive parts. This paper presents Stellar BIST - a deterministic two-level compression scheme for in-system automotive test. The proposed solution seamlessly integrates with any sequential test compression scheme and takes advantage of the fact that certain clusters of test vectors detect many random-resistant faults where a cluster consists of a parent pattern and its transformed derivatives. Stellar BIST involves generating vectors based on simultaneous and multiple complements of scan slices of encodable parent patterns. The multiple complements are also skewed between successive patterns to diversify the resultant tests. The new scheme elevates compression to values unachievable through conventional reseeding-based solutions and provides significant trade-offs between area and time, critical for in-system automotive applications. Experimental results obtained for large industrial designs with stuck-at and transition faults illustrate feasibility of the proposed test scheme and are reported herein.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] Deterministic Stellar BIST for Automotive ICs
    Liu, Yingdi
    Mukherjee, Nilanjan
    Rajski, Janusz
    Reddy, Sudhakar M.
    Tyszer, Jerzy
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (08) : 1699 - 1710
  • [2] X-Masking for In-System Deterministic Test
    Mrugalski, Grzegorz
    Rajski, Janusz
    Tyszer, Jerzy
    Wlodarczak, Bartosz
    2022 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2022), 2022,
  • [3] DIST: Deterministic In-System Test with X-masking
    Mrugalski, Grzegorz
    Rajski, Janusz
    Tyszer, Jerzy
    Wlodarczak, Bartosz
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 20 - 27
  • [4] A code-less BIST processor for embedded test and in-system configuration of boards and systems
    Clark, CJ
    Ricchetti, M
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 857 - 866
  • [5] On using deterministic test sets in BIST
    Novak, O
    Nosek, J
    6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2000, : 127 - 132
  • [6] Remote In-System Reconfiguration for Automotive Device
    Yoon, Young Hyun
    Oh, Jung Hwan
    Kim, Ji Kwang
    Bin Ihm, Hyung
    Jeon, Shin Hye
    Kim, Tae Heon
    Lee, Seung Eun
    2019 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2019,
  • [7] X-Masking for Deterministic In-System Tests
    Mrugalski, Grzegorz
    Rajski, Janusz
    Tyszer, Jerzy
    Wlodarczak, Bartosz
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 4260 - 4269
  • [8] Nondestructive memory BIST for runtime automotive test
    Pateras, Stephen
    EE: Evaluation Engineering, 2018, 57 (07): : 24 - 25
  • [9] Combining deterministic logic BIST with test point insertion
    Vranken, H
    Meister, F
    Wunderlich, HJ
    ETW'02: 7TH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2002, : 105 - 110
  • [10] Test Sequence-Optimized BIST for Automotive Applications
    Kaczmarek, Bartosz
    Mrugalski, Grzegorz
    Mukherjee, Nilanjan
    Rajski, Janusz
    Rybak, Lukasz
    Tyszer, Jerzy
    2020 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2020), 2020,