A DC-43.5 GHz CMOS Switched-Type Attenuator with Capacitive Compensation Technique

被引：0

作者：

Gu, Peng ^{[1
,2
]}

Zhao, Dixian ^{[1
,2
]}

机构：

[1] Southeast Univ, Natl Mobile Commun Res Lab, Nanjing 210096, Peoples R China

[2] Purple Mt Labs, Nanjing 211100, Peoples R China

来源：

2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC) | 2019年

关键词：

phased-array system; amplitude tuning; switched-type attenuator; capacitive compensation; CMOS; STEP ATTENUATOR;

D O I：

10.1109/a-sscc47793.2019.9056896

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an ultra-broadband 5-bit switched-type attenuator (STA). The resistor values of the five attenuation cells are optimized to ensure accurate amplitude tuning. Capacitive compensation technique is adopted to reduce phase error and enhance the bandwidth. Fabricated in 65-nm CMOS technology, the 5-bit STA occupies a core chip area of 0.036 mm(2). It exhibits ultra-broadband (i.e., DC to 43.5 GHz) operation with 15.5-dB amplitude tuning range and 0.5-dB tuning step. The insertion loss of the reference state is 1.5 5.3 dB from DC to 43.5 GHz. The RMS amplitude error and phase error are < 0.19 dB and < 3.1 degrees over the whole measured band.

引用

页码：77 / 78

页数：2

共 50 条

[41] 60 GHz switched-line-type phase shifter using body-floating switches in 0.13 μm CMOS technology
Lee, Jong-Wook
Kim, Seong-Yeon
ELECTRONICS LETTERS, 2012, 48 (07) : 376 - U109
[42] An interpolated flash type 6-b CMOS A/D converter with a DC reference fluctuation reduction technique
Park, Y
Hwang, S
Song, MY
Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 1, 2005, : 123 - 126
[43] Ultra Compact, Ultra Wideband, DC-1GHz CMOS Circulator Based on Quasi-Electrostatic Wave Propagation in Commutated Switched Capacitor Networks
Nagulu, Aravind
Tymchenko, Mykhailo
Alu, Andrea
Krishnaswamy, Harish
2020 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2020, : 55 - 58
[44] A Low-Voltage 30-GHz CMOS Divide-by-Three ILFD With Injection-Switched Cross-Coupled Pair Technique
Seow, Boon-Eu
Huang, Tzuen-Hsi
Wu, Chen-Yu
Pao, Peng-Yu
Chuang, Huey-Ru
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (05) : 1560 - 1568
[45] A low-power 2/5.8-GHz dual-wide-band CMOS LC-VCO with switched-inductor technique
Liou, W.-R.
Chen, T.-H.
Yeh, M.-L.
Ho, J.-J.
Jan, G. E.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (6-8) : 623 - 632
[46] Soft-Switched Modulation Technique for a Single-Stage Matrix-Type Isolated DC-AC Converter
Nayak, Parthasarathy
Rajashekara, Kaushik
Pramanick, Sumit Kumar
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (06) : 7642 - 7656
[47] A 5GHz Phase-Locked Loop Using Dynamic Phase-Error Compensation Technique for Fast Settling in 0.18-μm CMOS
Chiu, Wei-Hao
Huang, Yu-Hsiang
Lin, Tsung-Hsien
2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 128 - +
[48] A Low Loss High Isolation DC-60 GHz SPDT Traveling-Wave Switch With a Body Bias Technique in 90 nm CMOS Process
Chang, Hong-Yeh
Chan, Ching-Yan
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2010, 20 (02) : 82 - 84
[49] Area-Efficient Offset Compensation and Common-mode Control Circuit with Switched-Capacitor Technique in an 18 Gbps Optical Receiver in 80 nm CMOS
Szilagyi, Laszlo
Belfiore, Guido
Henker, Ronny
Ellinger, Frank
2015 IEEE OPTICAL INTERCONNECTS CONFERENCE, 2015, : 58 - 59
[50] A 22-to-37.8-GHz Low-Gain-Phase-Error Variable-Gain Amplifier With Impedance-Compensation Technique in 65-nm CMOS Process
Yu, Yiming
Geng, Mengqian
Peng, Sirui
Li, Junfeng
Zhao, Chenxi
Liu, Huihua
Wu, Yunqiu
Kang, Kai
IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2024, 34 (06): : 757 - 760

← 1 2 3 4 5 →