A DC-43.5 GHz CMOS Switched-Type Attenuator with Capacitive Compensation Technique

被引:0
|
作者
Gu, Peng [1 ,2 ]
Zhao, Dixian [1 ,2 ]
机构
[1] Southeast Univ, Natl Mobile Commun Res Lab, Nanjing 210096, Peoples R China
[2] Purple Mt Labs, Nanjing 211100, Peoples R China
关键词
phased-array system; amplitude tuning; switched-type attenuator; capacitive compensation; CMOS; STEP ATTENUATOR;
D O I
10.1109/a-sscc47793.2019.9056896
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an ultra-broadband 5-bit switched-type attenuator (STA). The resistor values of the five attenuation cells are optimized to ensure accurate amplitude tuning. Capacitive compensation technique is adopted to reduce phase error and enhance the bandwidth. Fabricated in 65-nm CMOS technology, the 5-bit STA occupies a core chip area of 0.036 mm(2). It exhibits ultra-broadband (i.e., DC to 43.5 GHz) operation with 15.5-dB amplitude tuning range and 0.5-dB tuning step. The insertion loss of the reference state is 1.5 5.3 dB from DC to 43.5 GHz. The RMS amplitude error and phase error are < 0.19 dB and < 3.1 degrees over the whole measured band.
引用
收藏
页码:77 / 78
页数:2
相关论文
共 50 条
  • [31] A DC-28-GHz 7-Bit High-Accuracy Digital-Step Attenuator in 55-nm CMOS
    Li, Nayu
    Zhang, Zijiang
    Li, Min
    Gao, Huiyan
    Wang, Shaogang
    Song, Chunyi
    Xu, Zhiwei
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2022, 32 (02) : 157 - 160
  • [32] A DC-170 GHz InP Distributed Amplifier Using Transmission Line Loss Compensation Technique
    Nguyen, Phat T.
    Nguyen, Nguyen L. K.
    Stameroff, Alexander N.
    Pham, Anh-Vu
    2022 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS 2022), 2022, : 841 - 844
  • [33] A FIBONACCI-TYPE DC-AC INVERTER DESIGNED BY SWITCHED CAPACITOR TECHNIQUE
    Abe, Kanji
    Do, Wang Lok
    Kittipanyangam, Soranut
    Oota, Ichirou
    Eguchi, Kei
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2016, 12 (04): : 1197 - 1207
  • [34] Ka-Band CMOS Variable-Gain Amplifier Using Capacitive Compensation Technique to Suppress Phase Error
    Min, Dongin
    Park, Changkun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 72 (01) : 118 - 122
  • [35] An 8-18 GHz power amplifier with novel gain fluctuation compensation technique in 65 nm CMOS
    Gong, Jie
    Li, Wei
    Hu, Jintao
    Ye, Jiao
    Wang, Tao
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (12)
  • [36] A 1.2-V 2.41-GHz Three-Stage CMOS OTA With Efficient Frequency Compensation Technique
    Liu, Shubin
    Zhu, Zhangming
    Wang, Jingyu
    Liu, Lianxi
    Yang, Yintang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 20 - 30
  • [37] Switched Type Phase Shifters using Controllable DGS in CMOS Technology for 79 GHz Automotive Phased Array Radar
    Wu, Jiaqi
    Apriyana, Anak Agung Alit
    Zhang, Yue Ping
    2019 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2019), 2019,
  • [38] A Dual-Output Switched Capacitor DC-DC Buck Converter Using Adaptive Time Multiplexing Technique in 65-nm CMOS
    Kilani, Dima
    Mohammad, Baker
    Alhawari, Mohammad
    Saleh, Hani
    Ismail, Mohammed
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (11) : 4007 - 4016
  • [39] A new DC-offset and I/Q-mismatch compensation technique for a CMOS direct-conversion WLAN transmitter
    Yanagisawa, Kiyoshi
    Matsuno, Noriaki
    Maeda, Tadashi
    Tanaka, Shinichi
    2007 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-6, 2007, : 85 - 88
  • [40] A 64 GHz 5 mW Low Phase Noise Gm-boosted Colpitts CMOS VCO with Self-switched Biasing Technique
    Nguyen, Tai Nghia
    Pande, Partha Pratim
    Heo, Deukhyoun
    2015 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2015,