A DC-43.5 GHz CMOS Switched-Type Attenuator with Capacitive Compensation Technique

被引:0
|
作者
Gu, Peng [1 ,2 ]
Zhao, Dixian [1 ,2 ]
机构
[1] Southeast Univ, Natl Mobile Commun Res Lab, Nanjing 210096, Peoples R China
[2] Purple Mt Labs, Nanjing 211100, Peoples R China
关键词
phased-array system; amplitude tuning; switched-type attenuator; capacitive compensation; CMOS; STEP ATTENUATOR;
D O I
10.1109/a-sscc47793.2019.9056896
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an ultra-broadband 5-bit switched-type attenuator (STA). The resistor values of the five attenuation cells are optimized to ensure accurate amplitude tuning. Capacitive compensation technique is adopted to reduce phase error and enhance the bandwidth. Fabricated in 65-nm CMOS technology, the 5-bit STA occupies a core chip area of 0.036 mm(2). It exhibits ultra-broadband (i.e., DC to 43.5 GHz) operation with 15.5-dB amplitude tuning range and 0.5-dB tuning step. The insertion loss of the reference state is 1.5 5.3 dB from DC to 43.5 GHz. The RMS amplitude error and phase error are < 0.19 dB and < 3.1 degrees over the whole measured band.
引用
收藏
页码:77 / 78
页数:2
相关论文
共 50 条
  • [21] A high linearity 0.05-7?GHz digital step attenuator with the capacitive compensation for bonding wires parasitic parameters
    Fu, Haipeng
    Tao, Jiqing
    Hu, Jianquan
    Wang, Keping
    Ma, Kaixue
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2024, 66 (01)
  • [22] A 2.4GHz CMOS Doherty Power Amplifier with Capacitance Compensation Technique
    Xiong, Fa-Ke
    Mo, Ting-Ting
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 415 - 417
  • [23] A 35-39 GHz CMOS Phase Shifter with Capacitive Compensation for Phased-array Applications
    Zhang, Licheng
    Zhang, Hongyun
    Luo, Jiang
    Peng, Yao
    Liu, Jun
    2024 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY, ICMMT, 2024,
  • [24] Design technique of broadband CMOS LNA for DC-11 GHz SDR
    Phan, Anh Tuan
    Farrell, Ronan
    IEICE ELECTRONICS EXPRESS, 2010, 7 (03): : 190 - 196
  • [25] A novel loss compensation technique analysis and design for 60 GHz CMOS SPDT switch
    郑宗华
    孙玲玲
    刘军
    张胜洲
    Journal of Semiconductors, 2016, (01) : 92 - 95
  • [26] A novel loss compensation technique analysis and design for 60 GHz CMOS SPDT switch
    郑宗华
    孙玲玲
    刘军
    张胜洲
    Journal of Semiconductors, 2016, 37 (01) : 92 - 95
  • [27] A novel loss compensation technique analysis and design for 60 GHz CMOS SPDT switch
    Zheng Zonghua
    Sun Lingling
    Liu Jun
    Zhang Shengzhou
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (01)
  • [28] DC-20 GHz 5-BIT CMOS digital step attenuator with low insertion loss and phase error
    Cho, Moon-Kyu
    Baek, Donghyun
    Kim, Jeong-Geun
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (04) : 762 - 764
  • [29] An 8–18 GHz power amplifier with novel gain fluctuation compensation technique in 65 nm CMOS
    Jie Gong
    Wei Li
    Jintao Hu
    Jiao Ye
    Tao Wang
    Journal of Semiconductors, 2018, 39 (12) : 207 - 213
  • [30] An 8–18 GHz power amplifier with novel gain fluctuation compensation technique in 65 nm CMOS
    Jie Gong
    Wei Li
    Jintao Hu
    Jiao Ye
    Tao Wang
    Journal of Semiconductors, 2018, (12) : 207 - 213