共 50 条
- [31] On the Quality of Test Vectors for Post-Silicon Characterization 2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012,
- [32] Generation of I/O Sequences for A High-level Design from Those in Post-Silicon for Efficient Post-Silicon Debugging 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 402 - 408
- [34] A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1590 - 1595
- [35] Post-Silicon Customization Using Deep Neural Networks ARCHITECTURE OF COMPUTING SYSTEMS, ARCS 2023, 2023, 13949 : 120 - 136
- [36] QED Post-Silicon Validation and Debug Invited Abstract 2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 62 - 62
- [39] ISTA: An Embedded Architecture for Post-silicon Validation in Processors 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 593 - 596
- [40] Dynamic Selection of Trace Signals for Post-Silicon Debug 2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS, 2013, : 62 - 67