Post-silicon Conformance Checking with Virtual Prototypes

被引:0
|
作者
Lei, Li [1 ]
Xie, Fei [1 ]
Cong, Kai [1 ]
机构
[1] Portland State Univ, Dept Comp Sci, Portland, OR 97207 USA
关键词
Post-silicon validation; conformance checking; virtual prototypes;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Virtual prototypes are increasingly used in device/driver co-development and co-validation to enable early driver development and reduce product time-to-market. However, drivers developed over virtual prototypes often do not work readily on silicon devices, since silicon devices often do not conform to virtual prototypes. Therefore, it is important to detect the inconsistences between silicon devices and virtual prototypes. We present an approach to post-silicon conformance checking of a hardware device with its virtual prototype, i.e., a virtual device. The conformance between the silicon and virtual devices is defined over their interface states. This approach symbolically executes the virtual device with the same driver request sequence to the silicon device, and checks if the interface states of the silicon and virtual devices are consistent. Inconsistencies detected indicate potential errors in either the silicon device or the virtual device. We have evaluated our approach on three network adapters and their virtual devices, and found 15 inconsistencies exposing 15 real bugs in total from the silicon and virtual devices. The results demonstrate that our approach is useful and efficient in facilitating device/driver co-validation at the post-silicon stage.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] On the Quality of Test Vectors for Post-Silicon Characterization
    Sauer, Matthias
    Czutro, Alexander
    Becker, Bernd
    Polian, Ilia
    2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012,
  • [32] Generation of I/O Sequences for A High-level Design from Those in Post-Silicon for Efficient Post-Silicon Debugging
    Lee, Yeonbok
    Matsumoto, Takeshi
    Fujita, Masahiro
    2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 402 - 408
  • [33] Federated conformance checking
    Rafiei, Majid
    Pourbafrani, Mahsa
    van der Aalst, Wil M.P.
    Information Systems, 2025, 131
  • [34] A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation
    Adir, Allon
    Copty, Shady
    Landa, Shimon
    Nahir, Amir
    Shurek, Gil
    Ziv, Avi
    Meissner, Charles
    Schumann, John
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1590 - 1595
  • [35] Post-Silicon Customization Using Deep Neural Networks
    Weston, Kevin
    Janfaza, Vahid
    Taur, Abhishek
    Mungra, Dhara
    Kansal, Arnav
    Zahran, Mohamed
    Muzahid, Abdullah
    ARCHITECTURE OF COMPUTING SYSTEMS, ARCS 2023, 2023, 13949 : 120 - 136
  • [36] QED Post-Silicon Validation and Debug Invited Abstract
    Lin, David
    Mitra, Subhasish
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 62 - 62
  • [37] A 2D insulator for the post-silicon generation
    Choi, Soo Ho
    Kim, Soo Min
    NATURE, 2022, 606 (7912) : 37 - 38
  • [38] A Survey on Post-Silicon Functional Validation for Multicore Architectures
    Jayaraman, Padma
    Parthasarathi, Ranjani
    ACM COMPUTING SURVEYS, 2017, 50 (04)
  • [39] ISTA: An Embedded Architecture for Post-silicon Validation in Processors
    Lei, Ting
    He, Hu
    Sun, Yihe
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 593 - 596
  • [40] Dynamic Selection of Trace Signals for Post-Silicon Debug
    Basu, Kanad
    Mishra, Prabhat
    Patra, Priyadarsan
    Nahir, Amir
    Aadir, Alon
    2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS, 2013, : 62 - 67