Post-silicon Conformance Checking with Virtual Prototypes

被引:0
|
作者
Lei, Li [1 ]
Xie, Fei [1 ]
Cong, Kai [1 ]
机构
[1] Portland State Univ, Dept Comp Sci, Portland, OR 97207 USA
关键词
Post-silicon validation; conformance checking; virtual prototypes;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Virtual prototypes are increasingly used in device/driver co-development and co-validation to enable early driver development and reduce product time-to-market. However, drivers developed over virtual prototypes often do not work readily on silicon devices, since silicon devices often do not conform to virtual prototypes. Therefore, it is important to detect the inconsistences between silicon devices and virtual prototypes. We present an approach to post-silicon conformance checking of a hardware device with its virtual prototype, i.e., a virtual device. The conformance between the silicon and virtual devices is defined over their interface states. This approach symbolically executes the virtual device with the same driver request sequence to the silicon device, and checks if the interface states of the silicon and virtual devices are consistent. Inconsistencies detected indicate potential errors in either the silicon device or the virtual device. We have evaluated our approach on three network adapters and their virtual devices, and found 15 inconsistencies exposing 15 real bugs in total from the silicon and virtual devices. The results demonstrate that our approach is useful and efficient in facilitating device/driver co-validation at the post-silicon stage.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Dynamic Trace Signal Selection for Post-Silicon Validation
    Han, Kihyuk
    Yang, Joon-Sung
    Abraham, Jacob A.
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 302 - 307
  • [42] Graphene Nanoelectronics: Overview from Post-Silicon Perspective
    Yu, Bin
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 345 - 346
  • [43] Post-silicon power mapping techniques for integrated circuits
    Reda, Sherief
    Nowroz, Abdullah N.
    Cochran, Ryan
    Angelevski, Stefan
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (01) : 69 - 79
  • [44] Bridging Pre- and Post-silicon Debugging with BiPeD
    DeOrio, Andrew
    Li, Jialin
    Bertacco, Valeria
    2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 95 - 100
  • [45] On bypassing blocking bugs during post-silicon validation
    Daoud, Ehab Anis
    Nicolici, Nicola
    PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 69 - 74
  • [46] Post-Silicon Validation and Calibration of Hardware Security Primitives
    Xu, Xiaolin
    Suresh, Vikram
    Kumar, Raghavan
    Burleson, Wayne
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 29 - 34
  • [47] Challenges and solutions for late- and post-silicon design
    Rabaey, Jan M.
    Malik, Shairad
    IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (04): : 296 - 302
  • [48] AutoRex: An Automated Post-Silicon Clock Tuning Tool
    Tadesse, D.
    Grodstein, J.
    Bahar, R. I.
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 110 - +
  • [49] On Evaluating Signal Selection Algorithms for Post-Silicon Debug
    Hung, Eddie
    Wilton, Steven J. E.
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 290 - 296
  • [50] On-Chip Stimuli Generation for Post-Silicon Validation
    Nicolici, Nicola
    2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 108 - 109