Wafer Level Fusion and Hybrid Bonding: Impact of Critical Process Parameters on Bond Quality

被引:4
|
作者
Chidambaram, Vivek [1 ]
Ren, Qin [1 ]
Kawano, Masaya [1 ]
机构
[1] ASTAR, Inst Microelect, 2 Fusionopolis Way, Singapore 138634, Singapore
来源
2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC) | 2019年
关键词
D O I
10.1109/eptc47984.2019.9026700
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hybrid bonding, with wafer level bonding to form oxide oxide bonds and Cu-Cu bonds is a promising technology for 3D integrated circuits. In this paper, the impact of various process parameters on the wafer-level bond quality of fusion (direct) and hybrid bonding have been evaluated. Investigated process parameters include: TEOS based oxide (Tetra-Ethyl-Ortho-Silicate) process deposition temperature, oxide densification annealing conditions, plasma conditions for wafer surface activation, chemical mechanical polishing (CMP) process conditions and post-bonding annealing conditions. In addition to these process parameters, design parameter such as Cu pad density is also critical. For fusion/hybrid bonding, surface properties are very critical. This includes surface roughness, bow and warpage, flatness and edge roll-off. Thus, all these surface properties were continuously monitored during the wafers fabrication. Bond quality was characterized by scanning acoustic microscopy (SAM) images. Bonding energy was calculated using Maszara model, where the crack length is measured from the SAM micrographs. Target objective of this study is to determine optimum process conditions in order to achieve eventual bonding energy > 1J/m(2), which is a pre-requisite for 3D multi wafer stacking without any delamination
引用
收藏
页码:663 / 666
页数:4
相关论文
共 50 条
  • [41] Characterization of bonding activation sequences to enable ultra-low Cu/SiCN wafer level hybrid bonding
    Iacovo, Serena
    Peng, Lan
    Nagano, Fuya
    Uhrmann, Thomas
    Burggraf, Jurgen
    Fehkuhrer, Andreas
    Conard, Thierry
    Inoue, Fumihiro
    Kim, Soon-Wook
    De Vos, Joeri
    Phommahaxay, Alain
    Beyne, Eric
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 2097 - 2104
  • [42] Low Temperature Wafer Level Hybrid Bonding Enabled by Advanced SiCN and Surface Activation
    Inoue, Fumihiro
    Nagata, Atsushi
    Fuse, Junya
    Ebiko, Sodai
    Sato, Ryosuke
    Saito, Kenichi
    Kondo, Yoshihiro
    Kawauchi, Takuo
    Park, Junghwan
    Ahn, Chiwoo
    Kim, Myeonghyeon
    Kang, Jiho
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 69 - 75
  • [43] Effects of wet activation process parameters on surface hydrophilicity in silicon direct wafer bonding
    Nie, Lei
    Yu, Junxing
    Zhang, Kun
    ADVANCES IN COMPUTING, CONTROL AND INDUSTRIAL ENGINEERING, 2012, 235 : 250 - +
  • [44] Integration And Process Challenges Of Self Assembly Applied To Die-To-Wafer Hybrid Bonding
    Bourjot, Emilie
    Bond, Alice
    Nadi, Noura
    Enot, Thierry
    Sanchez, Loic
    Montmeat, Pierre
    Martin, Benoit
    Campo, Alain
    Fournel, Frank
    Eid, Feras
    Swan, Johanna
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1397 - 1402
  • [45] Benzo-cyclo-butene bonding process with 'stamp' printing for wafer level package
    Xia, Wen
    Li, Lei
    Deng, Kangfa
    Li, Song
    Su, Weiguo
    Zhang, Wei
    MICRO & NANO LETTERS, 2014, 9 (05): : 363 - 366
  • [46] A Method of Fabricating Vacuum Packages with Vertical Feedthroughs in a Wafer Level Anodic Bonding Process
    Torunbalci, Mustafa Mert
    Alper, Said Emre
    Akin, Tayfun
    28TH EUROPEAN CONFERENCE ON SOLID-STATE TRANSDUCERS (EUROSENSORS 2014), 2014, 87 : 887 - 890
  • [47] Warpage Modeling and Characterization to Simulate the Fabrication Process of Wafer-Level Adhesive Bonding
    Lim, Ji-hyuk
    Ham, Suk-jin
    Jeong, Byung-gil
    32ND IEEE/CPMT INTERNATIONAL ELECTRONIC MANUFACTURING TECHNOLOGY SYMPOSIUM, 2007, : 186 - 190
  • [48] Thin layer transfer using room temperature wafer-level bonding process
    Abadie, Karine
    Fournel, Frank
    Morales, Christophe
    Moriceau, Hubert
    Wimplinger, Markus
    SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY AND APPLICATIONS 14, 2016, 75 (09): : 203 - 211
  • [49] <200 nm Wafer-to-Wafer Overlay Accuracy in Wafer Level Cu/SiO2 Hybrid Bonding for BSI CIS
    Rebhan, B.
    Bernauer, M.
    Wagenleitner, T.
    Heilig, M.
    Kurz, F.
    Lhostis, S.
    Deloffre, E.
    Jouve, A.
    Balan, V.
    Chitu, L.
    2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [50] Wafer level thin-film solder bonding of a hybrid sensor for interfacial force microscopy
    Matzke, CM
    Houston, JE
    MICROMACHINING AND IMAGING, 1997, 3009 : 25 - 32