Wafer Level Fusion and Hybrid Bonding: Impact of Critical Process Parameters on Bond Quality

被引:4
|
作者
Chidambaram, Vivek [1 ]
Ren, Qin [1 ]
Kawano, Masaya [1 ]
机构
[1] ASTAR, Inst Microelect, 2 Fusionopolis Way, Singapore 138634, Singapore
来源
2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC) | 2019年
关键词
D O I
10.1109/eptc47984.2019.9026700
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hybrid bonding, with wafer level bonding to form oxide oxide bonds and Cu-Cu bonds is a promising technology for 3D integrated circuits. In this paper, the impact of various process parameters on the wafer-level bond quality of fusion (direct) and hybrid bonding have been evaluated. Investigated process parameters include: TEOS based oxide (Tetra-Ethyl-Ortho-Silicate) process deposition temperature, oxide densification annealing conditions, plasma conditions for wafer surface activation, chemical mechanical polishing (CMP) process conditions and post-bonding annealing conditions. In addition to these process parameters, design parameter such as Cu pad density is also critical. For fusion/hybrid bonding, surface properties are very critical. This includes surface roughness, bow and warpage, flatness and edge roll-off. Thus, all these surface properties were continuously monitored during the wafers fabrication. Bond quality was characterized by scanning acoustic microscopy (SAM) images. Bonding energy was calculated using Maszara model, where the crack length is measured from the SAM micrographs. Target objective of this study is to determine optimum process conditions in order to achieve eventual bonding energy > 1J/m(2), which is a pre-requisite for 3D multi wafer stacking without any delamination
引用
收藏
页码:663 / 666
页数:4
相关论文
共 50 条
  • [21] A True Process-Heterogeneous Stacked Embedded DRAM Structure Based on Wafer-Level Hybrid Bonding
    Wang, Song
    Jiang, Xiping
    Bai, Fujun
    Xiao, Wenwu
    Long, Xiaodong
    Ren, Qiwei
    Kang, Yi
    ELECTRONICS, 2023, 12 (05)
  • [22] Experimental investigations on the impact of bond process parameters in two-dimensional ultrasonic copper bonding
    Dymel, Collin
    Schemmel, Reinhard
    Hemsel, Tobias
    Sextro, Walter
    Broekelmann, Michael
    Hunstig, Matthias
    2018 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2018, : 41 - 44
  • [23] Study of Ultra-Fine 0.4 μm Pitch Wafer-to-Wafer Hybrid Bonding and Impact of Bonding Misalignment
    Ikegami, Yukako
    Onodera, Takumi
    Chiyozono, Masanori
    Sakamoto, Akihisa
    Shimizu, Kan
    Kagawa, Yoshihisa
    Iwamoto, Hayato
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 299 - 304
  • [24] 300 mm wafer-level hybrid bonding for Cu/interlayer dielectric bonding in vacuum
    Fujino, Masahisa
    Takahashi, Kenji
    Araga, Yuuki
    Kikuchi, Katsuya
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (SB)
  • [25] Low temperature bonding process for wafer-level MEMS packaging
    Wei, J
    Wong, CK
    Lee, LC
    2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2004, : A19 - A26
  • [26] Evaluation of Au/a-Si Eutectic Wafer Level Bonding Process
    Huang, Xian
    He, Jun
    Zhang, Li
    Yang, Fang
    Zhang, Dacheng
    2014 9TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2014, : 562 - 565
  • [27] Cu-Sn Transient Liquid Phase Wafer Bonding: Process Parameters Influence on Bonded Interface Quality
    Floetgen, C.
    Corn, K.
    Pawlak, M.
    van de Wiel, H. J.
    Hayes, G. R.
    Dragoi, V.
    SEMICONDUCTOR WAFER BONDING 12: SCIENCE, TECHNOLOGY, AND APPLICATIONS, 2012, 50 (07): : 177 - 188
  • [28] An electrical test method for quality detecting of wafer level eutectic bonding
    Zhang, Lemin
    Jiao, Binbin
    Ku, Will
    Tseng, Li-Tien
    Kong, Yanmei
    Chien, Yu-Hao
    Yun, Shichang
    Chen, Dapeng
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2017, 27 (01)
  • [29] Critical Challenges with Copper Hybrid Bonding for Chip-to-Wafer Memory Stacking
    Zhou, Wei
    Kwon, Michael
    Chiu, Yingta
    Guo, Huimin
    Bhushan, Bharat
    Street, Bret
    Parekh, Kunal
    Singh, Akshay
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 336 - 341
  • [30] Low Temperature Fusion Wafer Bonding Quality Investigation for Failure Mode Analysis
    Dragoi, V.
    Czurratis, P.
    Brand, S.
    Beyersdorfer, J.
    Patzig, C.
    Krugers, J. P.
    Schrank, F.
    Siegert, J.
    Petzold, M.
    SEMICONDUCTOR WAFER BONDING 12: SCIENCE, TECHNOLOGY, AND APPLICATIONS, 2012, 50 (07): : 227 - 239