A sub-μW Bio-potential Front End in 65nm CMOS

被引：0

作者：

Kifle, Yonatan ^{[1
]}

Saleh, Hani ^{[1
]}

Mohammad, Baker ^{[1
]}

Ismail, Mohammed ^{[1
]}

机构：

[1] Khalifa Univ Sci & Technol, KSRC, Abu Dhabi, U Arab Emirates

来源：

2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC) | 2017年

关键词：

Analog front end; bio-potential amplifier and chopper stabilized amplifier;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A bio-potential amplifier intended for continuous monitoring of vitals characterized by its long operational lifetime is required to operate at the lowest power budget possible. Moreover, a compact active area directly related to portability is essential. This paper presents a 0.55 mu W auto gain controlled bio-potential amplifier implemented in 65nm 1P7M CMOS for ECG signal classifier SoC. A chopper-stabilized amplifier is designed at 0.6V supply voltage to mitigate the DC offset and near DC flicker noise. The input ECG signal level is further set by the four gain levels of the variable gain amplifier (VGA) to provide maximum swing to the ADC. The whole system is integrated into a core are of 0.10mm(2) and can operate at a wide range of 0.6-1.2V supply voltage.

引用

页码：60 / 63

页数：4

共 50 条

[31] 65nm CMOS technology for low power applications
Steegen, A
Mo, R
Sun, RMMC
Eller, M
Leake, G
Vietzke, D
Tilke, A
Guarin, F
Fischer, A
Pompl, T
Massey, G
Vayshenker, A
Tan, WL
Ebert, A
Lin, W
Gao, W
Lian, J
Kim, JP
Wrschka, P
Yang, JH
Ajmera, A
Knoefler, R
Teh, YW
Jamin, F
Park, JE
Hooper, K
Griffin, C
Nguyen, P
Klee, V
Ku, V
Baiocco, C
Johnson, G
Tai, L
Benedict, J
Scheer, S
Zhuang, H
Ramanchandran, V
Matusiewicz, G
Lin, YH
Siew, YK
Zhang, F
Leong, LS
Liewl, SL
Park, KC
Lee, KW
Hong, DH
Choi, SM
Kaltalioglu, E
Kim, SO
Naujok, M
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 69 - 72
[32] 60 GHz transmitter circuits in 65nm CMOS
Valdes-Garcia, Alberto
Reynolds, Scott
Plouchart, Jean-Oliver
2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 583 - 586
[33] A 65nm CMOS Wideband TDD Front-End with Integrated T/R Switching via PA Re-Use
Xiao, Xiao
Pratt, Amanda
Niknejad, Ali
Alon, Elad
Nikolic, Borivoje
ESSCIRC CONFERENCE 2016, 2016, : 181 - 184
[34] Advanced Spice Modeling for 65nm CMOS Technology
Yang, Lianfeng
Cui, Meng
Ma, James
He, Jia
Wang, Wei
Wong, Waisum
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 436 - +
[35] A 40-GHz Phase-Locked Loop Front-End for 60-GHz Transceivers in 65nm CMOS
Cheema, Hammad M.
Mahmoudi, Reza
van Roermund, Arthur
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 963 - 966
[36] New Subthreshold Concepts in 65nm CMOS Technology
Moradi, Farshad
Wisland, Dag T.
Mahmoodi, Hamid
Peiravi, Ali
Aunet, Snorre
Cao, Tuan Vu
ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 162 - +
[37] MPPT-Controlled Adaptive Reconfigurable 5.8GHz RF Energy Harvesting Front-End in 65nm CMOS
Lopez, Aristotle D.
Alarcon, Louis P.
PROCEEDINGS OF 2024 IEEE WIRELESS POWER TECHNOLOGY CONFERENCE AND EXPO, WPTCE, 2024, : 266 - 270
[38] A 80-92-GHz Receiver Front-End using Slow-Wave Transmission Lines in 65nm CMOS
Wang, Chun-Cheng
Chen, Zhiming
Jain, Vipul
Heydari, Payam
2010 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2010,
[39] A SAW-less Dual-Band RF Front-End for IR-UWB Receiver in 65nm CMOS
Chironi, Vincenzo
D'Amico, Stefano
Pasca, Mirko
De Matteis, Marcello
Baschirotto, Andrea
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1909 - 1912
[40] A High-Voltage Compliant, Electrode-Invariant Neural Stimulator Front-End in 65nm Bulk-CMOS
Pepin, Eric
Uehlin, John
Micheletti, Daniel
Perlmutter, Steve I.
Rudell, Jacques C.
ESSCIRC CONFERENCE 2016, 2016, : 229 - 232

← 1 2 3 4 5 →