A 40-GHz Phase-Locked Loop Front-End for 60-GHz Transceivers in 65nm CMOS

被引：0
|
作者：
Cheema, Hammad M. [1 ,2 ]
Mahmoudi, Reza [1 ]
van Roermund, Arthur [1 ]
机构：
[1] Eindhoven Univ Technol, Dept Elect Engn, Mixed sign Microelect Grp, NL-5600 MB Eindhoven, Netherlands
[2] Natl Univ Sci & Technol, SEECS, RIMM, Islamabad, Pakistan
来源：
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS) | 2010年
关键词：
injection locked frequency divider; voltage controlled oscillator; phase locked loop;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A phase-locked loop front-end including a LC voltage controlled oscillator and an I-Q injection locked frequency divider is presented. The operation ranges of the VCO and ILFD are aligned by co-designing the tank, specifically the tunable varactors. The total locking range of the front-end is 37.6 to 42.2 GHz which corresponds to a down-conversion range from 56.4 to 63.3 GHz at 60 GHz, thus covering the complete ISM band. The front-end phase noise for a VCO frequency of 39.8 GHz is -102 dBc/Hz at 1 MHz offset. The DC power consumption of the VCO and Q-ILFD is 6mW and 9mW from a 1.2 V supply, respectively. Implemented in a bulk CMOS 65nm technology, the circuit occupies an area of 0.7x0.5 mm(2).
引用
收藏
页码：963 / 966
页数：4
相关论文
共 50 条
  • [1] A 60 GHz receiver front-end in 65 nm CMOS
    Sha Tao
    Saul Rodriguez
    Ana Rusu
    Mohammed Ismail
    Analog Integrated Circuits and Signal Processing, 2011, 67 : 61 - 71
  • [2] A 60 GHz receiver front-end in 65 nm CMOS
    Tao, Sha
    Rodriguez, Saul
    Rusu, Ana
    Ismail, Mohammed
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 67 (01) : 61 - 71
  • [3] A 60-GHz CMOS receiver front-end
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) : 17 - 22
  • [4] A LOW-POWER 802.11 AD COMPATIBLE 60-GHZ PHASE-LOCKED LOOP IN 65-NM CMOS
    Cheema, Hammad M.
    Arsalan, Muhammad
    Salama, Khaled N.
    Shamim, Atif
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2015, 57 (03) : 660 - 667
  • [5] A 39 GHz T/R Front-End Module in 65nm CMOS
    Zhang, Xuexue
    Qiao, Kun
    Chen, Qin
    Liang, Yue
    Li, Lianming
    Feng, Jun
    2021 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2021,
  • [6] Design of a 60-GHz receiver front-end with broadband matching techniques in 65-nm CMOS
    Chai, Yuan
    Li, Lianming
    Cui, Tiejun
    IEICE ELECTRONICS EXPRESS, 2018, 15 (24):
  • [7] A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS
    Lin, Bo-Yu
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (10) : 617 - 621
  • [8] A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS
    Hoshino, Hiroaki
    Tachibana, Ryoichi
    Mitomo, Toshiya
    Ono, Naoko
    Yoshihara, Yoshiaki
    Fujimoto, Ryuichi
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 472 - +
  • [9] A 40 GHz 65 nm CMOS Phase-Locked Loop With Optimized Shunt-Peaked Buffer
    Feng, Chen
    Yu, Xiao Peng
    Lim, Wei Meng
    Yeo, Kiat Seng
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (01) : 34 - 36
  • [10] A 60-GHz CMOS receiver front-end with frequency synthesizer
    Mitomo, Toshiya
    Fujimoto, Ryuichi
    Ono, Naoko
    Tachibana, Ryoichi
    Hoshino, Hiroaki
    Yoshihara, Yoshiaki
    Tsutsumi, Yukako
    Seto, Ichiro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 1030 - 1037
12345