A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

被引：7

作者：

Lin, Bo-Yu ^{[1
,2
]}

Liu, Shen-Iuan ^{[1
,2
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2011年 / 58卷 / 10期

关键词：

Fourth-order LC ladder; injection-locked frequency divider (ILFD); phase-locked loop (PLL); voltage-controlled oscillator (VCO);

D O I：

10.1109/TCSII.2011.2164156

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A phase-locked loop (PLL) with the proposed voltage-controlled oscillator (VCO) and a divide-by-2 injection-locked frequency divider (ILFD) is fabricated in 65-nm digital CMOS technology. The proposed VCO and the divide-by-two ILFD operate at the higher and lower poles, respectively, of two fourth-order LC ladders. The frequency ratio between the VCO and its first divide-by-2 ILFD is kept by scaling the inductances and the capacitances. The design considerations of this VCO and the locking range of this ILFD are discussed. The measured locking range of this PLL is 132.1-132.6 GHz. It consumes 120.8 mW from 1.35-V supply, excluding the output buffers. The chip area is 0.96 x 0.92 mm(2).

引用

页码：617 / 621

页数：5

共 50 条

[1] A 1.5 GHz phase-locked loop with leakage current suppression in 65 nm CMOS
Chang, J. -Y.
Liu, S. -I.
[J]. IET CIRCUITS DEVICES & SYSTEMS, 2009, 3 (06) : 350 - 358
[2] A 5 GHz 90-nm CMOS all digital phase-locked loop
Lu, Ping
Sjoland, Henrik
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (01) : 49 - 59
[3] A Bandwidth Tracking Technique for a 65nm CMOS Digital Phase-Locked Loop
Hsieh, Ping-Hsuan
Maxey, Jay
Yang, Chih-Kong Ken
[J]. 2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 124 - +
[4] A 5 GHz 90-nm CMOS all digital phase-locked loop
Ping Lu
Henrik Sjöland
[J]. Analog Integrated Circuits and Signal Processing, 2011, 66 : 49 - 59
[5] A 5GHz 90-nm CMOS All Digital Phase-Locked Loop
Lu, Ping
Sjoland, Henrik
[J]. 2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 65 - 68
[6] A 140GHz Phase-Locked Loop with 14.3% locking range in 65-nm CMOS
Zhang, Lei
Lin, Lin
Zhu, Xinxin
Wang, Yan
[J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
[7] A 283-GHz Fully Integrated Phase-Locked Loop Based on 65-nm CMOS
Yoo, Junghwan
Kim, Doyoon
Kim, Jungsoo
Song, Kiryong
Rieh, Jae-Sung
[J]. IEEE TRANSACTIONS ON TERAHERTZ SCIENCE AND TECHNOLOGY, 2018, 8 (06) : 784 - 792
[8] A 40 GHz 65 nm CMOS Phase-Locked Loop With Optimized Shunt-Peaked Buffer
Feng, Chen
Yu, Xiao Peng
Lim, Wei Meng
Yeo, Kiat Seng
[J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (01) : 34 - 36
[9] A Phase-Selecting Digital Phase-Locked Loop With Bandwidth Tracking in 65-nm CMOS Technology
Hsieh, Ping-Hsuan
Maxey, Jay
Yang, Chih-Kong Ken
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) : 781 - 792
[10] A 5.91-8.94GHz phase-locked loop in 65 nm CMOS for 5G applications
Zhou, Pizeng
Li, Chao
Kang, Zehui
Zheng, Shiyuan
Wu, Liang
Xue, Quan
[J]. MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2023, 65 (04) : 975 - 980

← 1 2 3 4 5 →