Comparing the impacts of the capillary and the molded underfill process on the reliability of the flip-chip BGA

被引:12
|
作者
Chen, K. A. [1 ]
机构
[1] Natl United Univ, Dept Mech Engn, United Microelect Corp, Miaoli 36003, Taiwan
关键词
coplanarity; flip-chip; reliability; underfill;
D O I
10.1109/TCAPT.2008.2001161
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the assembly process for the conventional capillary underfill (CUF) flip-chip ball grid array (FCBGA) packaging the underfill dispensing creates bottleneck. The material property of the underfill, the dispensing pattern and the curing profile all have a significant impact on the flip-chip packaging reliability. Due to the demand for high performance in the CPU, graphics and communication market, the large die size with more integrated functions using the low-K chip must meet the reliability criteria and the high thermal dissipation. In addition, the coplanarity of the flip-chip package has become a major challenge for large die packaging. This work investigates the impact of the CUF and the novel molded underfill (MUF) processes on solder bumps, low-K chip and solder ball stress, packaging coplanarity and reliability. Compared to the conventional CUF FCBGA, the proposed MUF FCBGA packaging provides superior solder bump protection, packaging coplanarity and reliability. This strong solder bump protection and high packaging reliability is due to the low coefficient of thermal expansion and high modulus of the molding compound. According to the simulation results, the maximum stress of the solder bumps, chip and packaging coplanarity of the MUF FCBGA shows a remarkable improvement over the CUF FCBGA, by 58.3%, 8.4%, and 41.8% (66 mu m), respectively. The results of the present study indicates that the MUF packaging is adequate for large die sizes and large packaging sizes, especially for the low-K chip and all kinds of solder bump compositions such as eutectic tin-lead, high lead, and lead free bumps.
引用
收藏
页码:586 / 591
页数:6
相关论文
共 50 条
  • [21] Improving the Vibration Reliability of SAC Flip-Chip Interconnects Using Underfill
    Hoehne, Robert
    Meier, Karsten
    Reim, Michael
    Lehmann, Marco
    Bock, Karl-Heinz
    [J]. 2023 24TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS, EUROSIME, 2023,
  • [22] Thermal characterization of flip-chip BGA
    Chen, HN
    Wu, CT
    Lin, PJ
    Hung, SC
    [J]. 2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 357 - 361
  • [23] Reliability study of high-pin-count flip-chip BGA
    Li, Y
    Xie, J
    Verma, T
    Wang, V
    [J]. 51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 276 - 280
  • [24] Experimental and Numerical Investigations on Solder Reliability for Flip-Chip BGA Packaging
    Chen, Ching-, I
    Lee, Cheng-Chung
    Ni, Ching-Yu
    [J]. IEEE/SOLI'2008: PROCEEDINGS OF 2008 IEEE INTERNATIONAL CONFERENCE ON SERVICE OPERATIONS AND LOGISTICS, AND INFORMATICS, VOLS 1 AND 2, 2008, : 2756 - +
  • [25] Evaluation of molded flip-chip BGA package for 28nm FPGA applications
    Sure, Ganesh
    Lee, M.J.
    Lau, Sam
    Galloway, Jesse
    Darveaux, Robert
    Jimarez, Miguel
    Kanuparthi, Sasanka
    Reichman, Corey
    Kim, Jae Yun
    Kim, Joon Dong
    [J]. SMT Surface Mount Technology Magazine, 2013, 28 (08): : 24 - 40
  • [26] Effect of flip-chip ball grid array structure on capillary underfill flow
    Hung H.-H.
    Cheng Y.-C.
    Hwang S.-J.
    Chang H.-J.
    Huang B.-Y.
    Huang H.-H.
    Chen D.-L.
    Wang C.-C.
    Hung C.-P.
    [J]. Results in Engineering, 2024, 23
  • [27] Enhancement of underfill capillary flow in flip-chip packaging by means of the inertia effect
    Lin, CM
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (03): : 533 - 539
  • [28] A New Analysis of the Capillary Driving Pressure for Underfill Flow in Flip-Chip Packaging
    Yao, Xing Jun
    Wang, Zheng Dong
    Zhang, Wen Jun
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (09): : 1534 - 1544
  • [29] Flip-Chip micro-thermal stress simulation in underfill process
    Lou, Wenzhong
    Yu, Xiuli
    [J]. 2007 2ND IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1-3, 2007, : 419 - +
  • [30] Three-dimensional simulation of underfill process in flip-chip encapsulation
    Wang, Hui
    Zhou, Huamin
    Zhang, Yun
    Li, Dequn
    Xu, Kai
    [J]. COMPUTERS & FLUIDS, 2011, 44 (01) : 187 - 201