A Region-based Fault-Tolerant Routing Algorithmfor 2D Irregular Mesh Network-on-Chip

被引:18
|
作者
Fukushima, Yusuke [1 ]
Fukushi, Masaru [2 ]
Yairi, Ikuko Eguchi [1 ]
机构
[1] Sophia Univ, Dept Informat & Commun Sci, Tokyo 102, Japan
[2] Yamaguchi Univ, Grad Sch Sci & Engn, Yamaguchi, Japan
关键词
Network-on-chip; 2D irregular mesh networks; Fault-tolerant routing; Deadlock-free routing; Region-based approach; EVEN TURN MODEL; VIRTUAL CHANNELS;
D O I
10.1007/s10836-013-5377-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a deadlock-free fault-tolerant routing algorithm for irregular mesh network-on-chips based on a region-based approach. In this approach, a set of rectangular faulty regions called faulty blocks is formed for faulty nodes and a detour path is defined for each faulty block to indicate how packets must detour thefaulty block. The most recent routing algorithm on this approach is Message-Route (Holsmark and Kumar J Inf Sci Eng 23:1649-1662, 2007) which does not have restrictions on the number of tolerable faulty nodes and its distribution. However, this algorithm has three crucial problems; (1) this algorithm fails to provide complete and deadlock-free routing, (2) many nonfaulty nodes are contained in faulty blocks and thus deactivated, and (3) complex routing functions are not feasible for hardware implementation. In this paper, we give a solution for each of the above three problems. We correct the errors of Message-Route to make it complete and deadlock-free. Then, we propose a deadlock-free fault-tolerant routing algorithm which can work under small-sized faulty blocks with a simple routing control. Experimental results show that the proposed algorithm significantly reduces the size of faulty blocks and improves communication latency for both random and cluster faults. Moreover, an FPGA implementation of the proposed algorithm is also discussed.
引用
收藏
页码:415 / 429
页数:15
相关论文
共 50 条
  • [1] A Region-based Fault-Tolerant Routing Algorithmfor 2D Irregular Mesh Network-on-Chip
    Yusuke Fukushima
    Masaru Fukushi
    Ikuko Eguchi Yairi
    [J]. Journal of Electronic Testing, 2013, 29 : 415 - 429
  • [2] Design of an extended 2D mesh network-on-chip and development of A fault-tolerant routing method
    Kurokawa, Yota
    Fukushi, Masaru
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2019, 13 (03): : 224 - 232
  • [3] A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip
    Zhang, Zhen
    Greiner, Alain
    Taktak, Sami
    [J]. 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 441 - +
  • [4] TRACK: An algorithm for fault-tolerant, dynamic and scalable 2D mesh network-on-chip routing reconfiguration
    Jain, Anugrah
    Laxmi, Vijay
    Tripathi, Meenakshi
    Gaur, Manoj Singh
    Bishnoi, Rimpy
    [J]. INTEGRATION-THE VLSI JOURNAL, 2020, 72 : 92 - 110
  • [5] AFRM: Adaptive and Fault-Tolerant Routing Method for 2D Network-on-Chip
    Xie, Ruilian
    Cai, Jueping
    Wang, Peng
    Zhang, Xin
    Wang, Juan
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (12)
  • [6] An Enhanced Fault-Tolerant Routing Algorithm for Mesh Network-on-Chip
    Rezazadeh, Arshin
    Fathy, Mahmood
    Rahnavard, Gholamali
    [J]. 2009 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2009, : 505 - +
  • [7] An Innovative Fault-Tolerant Method for 2-D Mesh-Based Network-on-Chip Routing
    Mohtashamzadeh, Mehdi
    Momeni, Ladan
    Rezazadeh, Arshin
    [J]. UKSIM FIFTH EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2011), 2011, : 339 - 343
  • [8] Efficient Routing Table Minimization for Fault-Tolerant Irregular Network-on-Chip
    Mota, Rafael Goncalves
    Silveira, Jarbas
    Silveira, Jardel
    Brahm, Lucas
    Zorzo, Avelino
    Mor, Filipo
    Marcon, Cesar
    [J]. 23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 632 - 635
  • [9] A Fault-Tolerant Deflection Routing for Network-on-Chip
    Zhou, Xiaofeng
    Liu, Lu
    Zhu, Zhangming
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (03)
  • [10] Low-Cost Adaptive and Fault-Tolerant Routing Method for 2D Network-on-Chip
    Xie, Ruilian
    Cai, Jueping
    Xin, Xin
    Yang, Bo
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, E100D (04) : 910 - 913