Efficient Routing Table Minimization for Fault-Tolerant Irregular Network-on-Chip

被引:0
|
作者
Mota, Rafael Goncalves [1 ]
Silveira, Jarbas [1 ]
Silveira, Jardel [1 ]
Brahm, Lucas [2 ]
Zorzo, Avelino [2 ]
Mor, Filipo [2 ]
Marcon, Cesar [2 ]
机构
[1] Univ Fed Ceara, LESC DETI UFC, Fortaleza, Ceara, Brazil
[2] Pontificia Univ Catolica Rio Grande do Sul, PPGCC, Porto Alegre, RS, Brazil
关键词
NoC; irregular topology; fault-tolerance; routing;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Table-based routing is a common approach for a fault-tolerant Network-on-Chip (NoC). This approach is hard to scale, since the table size tends to grow according to the NoC size. To surpass this problem, some works, such as the Region-Based Routing (RBR), have proposed techniques for saving routing tables area. This work proposes an alternative routing technique finding among communication pairs selected by the RBR technique, shrinking the amount of bits used for setting up regions. The experimental results have shown that the proposed technique reduces the maximum and mean number of regions, decreasing the space used by routing tables, providing more scalable and efficient routing NoC.
引用
收藏
页码:632 / 635
页数:4
相关论文
共 50 条
  • [1] A Fault-Tolerant Deflection Routing for Network-on-Chip
    Zhou, Xiaofeng
    Liu, Lu
    Zhu, Zhangming
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (03)
  • [2] Throughput Considerations of Fault-Tolerant Routing in Network-on-Chip
    Rezazadeh, Arshin
    Fathy, Mahmood
    [J]. CONTEMPORARY COMPUTING, PROCEEDINGS, 2009, 40 : 81 - 92
  • [3] An Enhanced Fault-Tolerant Routing Algorithm for Mesh Network-on-Chip
    Rezazadeh, Arshin
    Fathy, Mahmood
    Rahnavard, Gholamali
    [J]. 2009 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2009, : 505 - +
  • [4] Fault-Tolerant Routing Algorithm for Network-on-Chip Based on Dynamic XY Routing
    LI Xiaohui1
    2.State Key Laboratory of Software Engineering
    [J]. Wuhan University Journal of Natural Sciences, 2009, 14 (04) : 343 - 348
  • [5] A Fault-Tolerant Routing Algorithm Using Tunnels in Fault Blocks for Network-on-Chip
    Wang, Ling
    Mak, Terrence
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (02)
  • [6] Fully adaptive fault-tolerant routing algorithm for network-on-chip architectures
    Schoenwald, Timo
    Zimmermann, Jochen
    Bringmann, Oliver
    Rosenstiel, Wolfgang
    [J]. DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 527 - +
  • [7] Fault tolerant source routing for network-on-chip
    Kim, Young Bok
    Kim, Yong-Bin
    [J]. DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 12 - 20
  • [8] A Region-based Fault-Tolerant Routing Algorithmfor 2D Irregular Mesh Network-on-Chip
    Yusuke Fukushima
    Masaru Fukushi
    Ikuko Eguchi Yairi
    [J]. Journal of Electronic Testing, 2013, 29 : 415 - 429
  • [9] A Region-based Fault-Tolerant Routing Algorithmfor 2D Irregular Mesh Network-on-Chip
    Fukushima, Yusuke
    Fukushi, Masaru
    Yairi, Ikuko Eguchi
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (03): : 415 - 429
  • [10] FaFNoC: a Fault-tolerant and Bufferless Network-on-chip
    Runge, Armin
    [J]. 10TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC 2015) / THE 12TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC 2015) AFFILIATED WORKSHOPS, 2015, 56 : 397 - 402