A Fault-Tolerant Deflection Routing for Network-on-Chip

被引:3
|
作者
Zhou, Xiaofeng [1 ]
Liu, Lu [1 ]
Zhu, Zhangming [1 ]
机构
[1] Xidian Univ, Sch Microelect, 2 South Taibai Rd, Xian 710071, Shaanxi, Peoples R China
基金
中国国家自然科学基金;
关键词
NoC; fault-tolerant; redundancy technique; deflection routing; ALGORITHM; ROUTER; SCHEME; NOC;
D O I
10.1142/S0218126617500372
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-Chip (NoC) has become a promising design methodology for the modern on-chip communication infrastructure of many-core system. To guarantee the reliability of traffic, effective fault-tolerant scheme is critical to NoC systems. In this paper, we propose a fault tolerant deflection routing (FTDR) to address faults on links and router by redundancy technique. The proposed FTDR employs backup links and a redundant fault-tolerant unit (FTIJ) at router-level to sustain the traffic reliability of NoC. Experimental results show that the proposed FTDR yields an improvement of routing performance and fault-tolerant capability over the reported fault-tolerant routing schemes in average flit deflection rate, average packet latency, saturation throughput and reliability by up to 13.5%, 9.8%, 10.6% and 17.5%, respectively. The layout area and power consumption are increased merely 3.5% and 2.6%.
引用
收藏
页数:19
相关论文
共 50 条
  • [1] Throughput Considerations of Fault-Tolerant Routing in Network-on-Chip
    Rezazadeh, Arshin
    Fathy, Mahmood
    CONTEMPORARY COMPUTING, PROCEEDINGS, 2009, 40 : 81 - 92
  • [2] An Enhanced Fault-Tolerant Routing Algorithm for Mesh Network-on-Chip
    Rezazadeh, Arshin
    Fathy, Mahmood
    Rahnavard, Gholamali
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2009, : 505 - +
  • [3] Fault-Tolerant Routing Algorithm for Network-on-Chip Based on Dynamic XY Routing
    LI Xiaohui1
    2.State Key Laboratory of Software Engineering
    Wuhan University Journal of Natural Sciences, 2009, 14 (04) : 343 - 348
  • [4] ERFAN: Efficient Reconfigurable Fault-Tolerant Deflection Routing Algorithm for 3-D Network-on-Chip
    Maabi, Somayeh
    Safaei, Farshad
    Rezaei, Amin
    Daneshtalab, Masoud
    Zhao, Dan
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 306 - 311
  • [5] A Fault-Tolerant Routing Algorithm Using Tunnels in Fault Blocks for Network-on-Chip
    Wang, Ling
    Mak, Terrence
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (02)
  • [6] Efficient Routing Table Minimization for Fault-Tolerant Irregular Network-on-Chip
    Mota, Rafael Goncalves
    Silveira, Jarbas
    Silveira, Jardel
    Brahm, Lucas
    Zorzo, Avelino
    Mor, Filipo
    Marcon, Cesar
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 632 - 635
  • [7] Fully adaptive fault-tolerant routing algorithm for network-on-chip architectures
    Schoenwald, Timo
    Zimmermann, Jochen
    Bringmann, Oliver
    Rosenstiel, Wolfgang
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 527 - +
  • [8] Fault tolerant source routing for network-on-chip
    Kim, Young Bok
    Kim, Yong-Bin
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 12 - 20
  • [9] FaFNoC: a Fault-tolerant and Bufferless Network-on-chip
    Runge, Armin
    10TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC 2015) / THE 12TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC 2015) AFFILIATED WORKSHOPS, 2015, 56 : 397 - 402
  • [10] A lightweight fault-tolerant mechanism for network-on-chip
    Koibuchi, Michihiro
    Matsutani, Hiroki
    Amano, Hideharu
    Pinkston, Timothy Mark
    NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 13 - +