A lightweight fault-tolerant mechanism for network-on-chip

被引:75
|
作者
Koibuchi, Michihiro [1 ]
Matsutani, Hiroki [2 ]
Amano, Hideharu [2 ]
Pinkston, Timothy Mark [3 ]
机构
[1] Natl Inst Informat, Chiyoda Ku, 2-1-2 Hitotsubashi, Tokyo 1018430, Japan
[2] Keio Univ, Kohoku Ku, Yokohama, Kanagawa 2238522, Japan
[3] Univ Southern Calif, Los Angeles, CA 90089 USA
关键词
D O I
10.1109/NOCS.2008.34
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Survival capability is becoming a crucial factor in designing multicore processors built with on-chip packet networks, or networks on chip (NoCs). In this paper, we propose a lightweight fault-tolerant mechanism for NoCs based on default backup paths (DBPs) designed to maintain, in the presence of failures, network connectivity of both non-faulty routers as well as healthy processor cores which may be connected to faulty routers. The mechanism provides default paths as backup between certain router ports which serve as alternative datapaths to circumvent failed components within a faulty router Along with a minimal subset of normal network channels, the set of default backup paths internal to faulty routers form-in the worst case-a unidirectional ring topology that provides network-wide connectivity to all processor cores. Routing using the DBP mechanism is proved to be deadlock-free with only two virtual channels even for fault scenarios in which regular networks degrade to irregular (arbitrary) topologies. Evaluation results show that, for a 2-D mesh wormhole NoC, only 12.6% additional hardware resources are needed to implement the proposed DBP mechanism in order to provide graceful performance degradation without chip-wide failure as the number of faults increases to the maximum needed to form ring.
引用
收藏
页码:13 / +
页数:3
相关论文
共 50 条
  • [1] FaFNoC: a Fault-tolerant and Bufferless Network-on-chip
    Runge, Armin
    [J]. 10TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC 2015) / THE 12TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC 2015) AFFILIATED WORKSHOPS, 2015, 56 : 397 - 402
  • [2] Exploring fault-tolerant Network-on-Chip architectures
    Park, Dongkook
    Nicopoulos, Chrysostomos
    Kim, Jongman
    Vijaykrishnan, N.
    Das, Chita R.
    [J]. DSN 2006 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2006, : 93 - 102
  • [3] A Fault-Tolerant Deflection Routing for Network-on-Chip
    Zhou, Xiaofeng
    Liu, Lu
    Zhu, Zhangming
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (03)
  • [4] On the Design of a Fault-tolerant Photonic Network-on-Chip
    Meyer, Michael Conrad
    Ben Ahmed, Akram
    Tanaka, Yuki
    Ben Abdallah, Abderazek
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC 2015): BIG DATA ANALYTICS FOR HUMAN-CENTRIC SYSTEMS, 2015, : 821 - 826
  • [5] Power and Area Evaluation of a Fault-Tolerant Network-on-Chip
    Kadeed, Thawra
    Rambo, Eberle A.
    Ernst, Rolf
    [J]. 2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 190 - 195
  • [6] Designing fault-tolerant network-on-chip router architecture
    Eghbal, Ashkan
    Yaghini, Pooria M.
    Pedram, H.
    Zarandi, H. R.
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (10) : 1181 - 1192
  • [7] Fault-Tolerant Application-Specific Network-on-Chip
    Koupaei, Fathollah Karimi
    Khademzadeh, Ahmad
    Janidarmian, Majid
    [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2011, VOL II, 2011, : 734 - 738
  • [8] Fault-Tolerant Application Specific Network-on-Chip Design
    Shah, Parth
    Kanniganti, Abhishek
    Soumya, J.
    [J]. 2017 7TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED), 2017,
  • [9] Fault-Tolerant Assessment and Enhancement in the Reconfigurable Network-on-Chip
    Salamat, Ronak
    Zarandi, Hamid Reza
    [J]. 2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 109 - 114
  • [10] An Unified Online Fault-tolerant Mechanism for FIFO Faults in Network-on-Chip Router
    Xu, Linfu
    Hang, Yanxi
    Guo, Pengfei
    Dai, Qiang
    [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1419 - 1421