Random Telegraph Noise Induced Drain-Current Fluctuation during Dynamic Gate Bias in Si MOSFETs

被引:0
|
作者
Feng, W. [1 ]
Yamada, K. [1 ]
Ohmori, K. [1 ]
机构
[1] Univ Tsukuba, Grad Sch Pure & Appl Sci, Tsukuba, Ibaraki 3058573, Japan
关键词
MOSFETs; Random Telegraph Noise; Dynamic Gate Bias;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The influence of random telegraph noise (RTN) in MOSFETs on drain current (I-d) during transition edge of pulse gate voltage (V-g) was investigated. The I-d fluctuation under dynamic V-g was larger than that under dc bias by a factor of 2.2. We have revealed that the initial trap occupation states before varying V-g significantly affect the I-d values during the transition edge of dynamic V-g. The trap occupation states were governed by the initial time and the profiles of RTN, e.g., the distribution of time constant (tau(c) and tau(e)). The I-d fluctuation under dynamic V-g can be controlled according to the profiles of RTN. These results provide useful information for designing an ultra-high speed circuit.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Characterization of random telegraph noise in gate induced drain leakage current of n- and p-type metal-oxide-semiconductor field-effect transistors
    Lee, Ju-Wan
    Shin, Hyungcheol
    Lee, Jong-Ho
    [J]. APPLIED PHYSICS LETTERS, 2010, 96 (04)
  • [42] Effect of drain current on appearance probability and amplitude of random telegraph noise in low-noise CMOS image sensors
    Ichino, Shinya
    Mawaki, Takezo
    Teramoto, Akinobu
    Kuroda, Rihito
    Park, Hyeonwoo
    Wakashima, Shunichi
    Goto, Tetsuya
    Suwa, Tomoyuki
    Sugawa, Shigetoshi
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
  • [43] Modeling of current mismatch induced by random dopant fluctuation in nano-MOSFETs
    吕伟锋
    孙玲玲
    [J]. Journal of Semiconductors, 2011, 32 (08) : 46 - 50
  • [44] Modeling of current mismatch induced by random dopant fluctuation in nano-MOSFETs
    Lu Weifeng
    Sun Lingling
    [J]. JOURNAL OF SEMICONDUCTORS, 2011, 32 (08)
  • [45] A Gate-Induced Drain-Leakage Current Model for Fully Depleted Double-Gate MOSFETs
    Jin, Xiaoshi
    Liu, Xi
    Lee, Jong-Ho
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2800 - 2804
  • [46] Effect of induced gate noise at zero drain bias in field-effect transistors
    Jindal, RP
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (03) : 432 - 434
  • [47] Compact Modeling of Drain Current Thermal Noise in FDSOI MOSFETs Including Back-Bias Effect
    Sahu, Yogendra
    Kushwaha, Pragya
    Dasgupta, Avirup
    Hu, Chenming
    Chauhan, Yogesh Singh
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (07) : 2261 - 2270
  • [48] Analysis of Correlated Gate and Drain Random Telegraph Noise in Post-Soft Breakdown TiN/HfLaO/SiOx nMOSFETs
    Liu, Wenhu
    Padovani, Andrea
    Larcher, Luca
    Raghavan, Nagarajan
    Pey, Kin Leong
    [J]. IEEE ELECTRON DEVICE LETTERS, 2014, 35 (02) : 157 - 159
  • [49] Random telegraph signal noise in gate-all-around Si-FinFET with ultranarrow body
    Lim, Y. F.
    Xiong, Y. Z.
    Singh, N.
    Yang, R.
    Jiang, Y.
    Loh, W. Y.
    Bera, L. K.
    Lo, G. Q.
    Kwong, D. -L.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2006, 27 (09) : 765 - 768
  • [50] Intermittency-induced criticality in the random telegraph noise of nanoscale UTBB FD-SOI MOSFETs
    Contoyiannis, Y.
    Potirakis, S. M.
    Stavrinides, S. G.
    Hanias, M. P.
    Tassis, D.
    Theodorou, C. G.
    [J]. MICROELECTRONIC ENGINEERING, 2019, 216