Design and Analysis of an Efficient High Holding Voltage SCR for ESD Protection

被引：0
|
作者：
Zhou, Zijie [1 ]
Jin, Xiangliang [1 ]
机构：
[1] Hunan Engn Lab Microelect Optoelect & Syst Chip, Xiangtan, Peoples R China
来源：
2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS) | 2017年
基金：
中国国家自然科学基金;
关键词：
ESD; SCR; 3D simulation; Holding Voltage; CIRCUITS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Silicon-Controlled Rectifier (SCR) is well known for its good robustness, but its deep Snapback makes it have a low holding voltage, it will bring a latch-up issue. An improving silicon-controlled rectifier (DSCR) device with higher holding voltage and smaller area is proposed and fabricated in a 0.5 pm HV CDMOS process. The 3D simulation results show that the DSCR has same working mechanism with SCR, and enlarging the D1 and D2 is effective to increase DSCR's holding voltage. TLP test results show that enlarging D1 and D2 to 8 pm makes the DSCR's holding voltage from 2.4 V to 7.95 V without increasing layout area.
引用
收藏
页数：3
相关论文
共 50 条
  • [41] DESIGN OF MODIFIED ESD PROTECTION STRUCTURE WITH LOW-TRIGGER AND HIGH-HOLDING VOLTAGE IN EMBEDDED HIGH VOLTAGE CMOS PROCESS
    Lai, Tai-Hsiang
    Chen, Lu-An
    Tang, Tien-Hao
    Su, Kuan-Cheng
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [42] A novel low-trigger and high-holding voltage SCR without externally-assisted circuitry for area-efficient on-chip ESD protection
    Lou, Lifang
    Liou, Juin J.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 618 - 619
  • [43] A novel and robust un-assisted, low-trigger and high-holding voltage SCR (uSCR) for area-efficient on-chip ESD protection
    Lou, Lifang
    Liou, Juin J.
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 605 - 607
  • [44] Analysis of the Electrical Characteristics of Novel ESD Protection Device with High Holding Voltage under Various Temperatures
    Won, Jong-Ii
    Lee, Hyun-Duck
    Lee, Kang-Yoon
    Kim, Kwi-Dong
    Koo, Yong-Seo
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 2553 - +
  • [45] On the design of tunable high-holding-voltage LVTSCR-based cells for on-chip ESD protection
    Salcedo, JA
    Liou, JJ
    Bernier, JC
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 798 - 803
  • [46] 2-stage ESD protection circuit with high holding voltage and low trigger voltage for high voltage applications
    Lee, Byung-Seok
    Do, Kyeong-Il
    Chae, Hee-Guk
    Eo, Jin-Woo
    Koo, Yong-Seo
    2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2019, : 451 - 454
  • [47] High performance SCR's for on-chip ESD protection in high voltage BCD processes
    Vashchenko, VA
    Concannon, A
    ter Beek, M
    Hopper, P
    ISPSD'03: 2003 IEEE 15TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS PROCEEDINGS, 2003, : 261 - 264
  • [48] Robust and area-efficient nLDMOS-SCR with waffle layout structure for high-voltage ESD protection
    Zheng, J.
    Han, Y.
    Wong, H.
    Song, B.
    Dong, S.
    Ma, F.
    Zhong, L.
    ELECTRONICS LETTERS, 2012, 48 (25) : 1629 - 1630
  • [49] A NOVEL DUAL DIRECTION SCR WITH DUMMY GATE STRUCTURE FOR HIGH VOLTAGE ESD PROTECTION
    Jin, Xiangliang
    Wang, Yang
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 443 - 446
  • [50] LVTSCR with High Holding Voltage for ESD Protection in 55nm CMOS Process
    Yang, Kai
    Liu, Jizhi
    Liu, Zhiwei
    2019 8TH INTERNATIONAL SYMPOSIUM ON NEXT GENERATION ELECTRONICS (ISNE), 2019,
12345