Architectures, stability and optimization for clock distribution networks

被引:2
|
作者
Carareto, Rodrigo [1 ]
Orsatti, Fernando M. [1 ]
Piqueira, Jose Roberto C. [1 ]
机构
[1] Univ Sao Paulo, Escola Politecn, BR-05508900 Sao Paulo, Brazil
关键词
Phase-locked loops; Synchronism quality; Tracking time; Voltage-control oscillator; DOUBLE-FREQUENCY JITTER; SYNCHRONIZATION; RECOGNITION;
D O I
10.1016/j.cnsns.2011.08.018
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
Synchronous telecommunication networks, distributed control systems and integrated circuits have its accuracy of operation dependent on the existence of a reliable time basis signal extracted from the line data stream and acquirable to each node. In this sense, the existence of a sub-network (inside the main network) dedicated to the distribution of the clock signals is crucially important. There are different solutions for the architecture of the time distribution sub-network and choosing one of them depends on cost, precision, reliability and operational security. In this work we expose: (i) the possible time distribution networks and their usual topologies and arrangements. (ii) How parameters of the network nodes can affect the reachability and stability of the synchronous state of a network. (iii) Optimizations methods for synchronous networks which can provide low cost architectures with operational precision, reliability and security. (C) 2011 Elsevier B. V. All rights reserved.
引用
收藏
页码:4672 / 4682
页数:11
相关论文
共 50 条
  • [1] Clock distribution architectures: A comparative study
    Yeh, C.
    Wilke, G.
    Chen, H.
    Reddy, S.
    Nguyen, H.
    Miyoshi, T.
    Walker, W.
    Murgai, R.
    ISQED 2006: Proceedings of the 7th International Symposium on Quality Electronic Design, 2006, : 85 - 91
  • [2] Reference-based Clock distribution architectures
    Chattopadhyay, Atanu
    Zilic, Zeljko
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 704 - +
  • [3] Testing Clock Distribution Networks
    Wang, Sying-Jyan
    Chen, Hsiang-Hsueh
    Lien, Chin-Hung
    Li, Katherine Shu-Min
    2017 IEEE 26TH ASIAN TEST SYMPOSIUM (ATS), 2017, : 158 - 163
  • [4] REVIEW OF CLOCK DISTRIBUTION NETWORKS
    Anita, Remit D.
    Jayasanthi, M.
    PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
  • [5] Gossip algorithm with nonuniform clock distribution: Optimization over classical and quantum networks
    Jafarizadeh, Saber
    OPTIMAL CONTROL APPLICATIONS & METHODS, 2020, 41 (02): : 616 - 639
  • [6] Low Power Clock Gates Optimization For Clock Tree Distribution
    Teng, Siong Kiong
    Soin, Norhayati
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 488 - 492
  • [7] TOLERANCE MECHANISMS IN CLOCK DISTRIBUTION NETWORKS
    不详
    HEWLETT-PACKARD JOURNAL, 1994, 45 (06): : 70 - 71
  • [8] High performance clock distribution networks
    Friedman, EG
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 16 (2-3): : 113 - 116
  • [9] Analysis of jitter in clock distribution networks
    Darapu, R
    Zhang, CW
    Forbes, L
    2004 IEEE WORKSHOP ON MICROELECTRONIC AND ELECTRON DEVICES, 2004, : 45 - 47
  • [10] High Performance Clock Distribution Networks
    Eby G. Friedman
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 16 : 113 - 116