A high-performance architecture for EBCOT in the JPEG 2000 encoder

被引：2
|
作者：
Pastuszak, G [1 ]
机构：
[1] Warsaw Univ Technol, Inst Radioelect, Warsaw, Poland
来源：
2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS) | 2005年
关键词：
D O I：
10.1109/SIPS.2005.1579954
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The architecture for EBCOT in JPEG 2000 is presented. The architecture embeds all functions necessary to produce the final codestream consistent with the JPEG 2000 specification. A number of hardware optimisation methods are used to achieve the high throughput at relatively low cost of hardware resources. The architecture is verified in simulations and synthesized for ASIC and FPGA technologies. Implementation results for FPGA Stratix II devices show that it can work at 120 MHz and process about 40 million samples per second in the regular lossless mode.
引用
收藏
页码：693 / 698
页数：6
相关论文
共 50 条
  • [1] A high performance architecture of EBCOT encoder in JPEG 2000
    Yan, XL
    Qin, X
    Yang, Y
    Ge, HT
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 492 - 495
  • [2] A high-performance parallel mode EBCOT encoder architecture design for JPEG2000
    Long, Y
    Zhang, CH
    Kurdahi, F
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 213 - 216
  • [3] Fast EBCOT encoder architecture for JPEG 2000
    Rathi, Somya
    Wang, Zhongfeng
    [J]. 2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 595 - 599
  • [4] A HIGH-PERFORMANCE ARCHITECTURE OF JPEG2000 ENCODER
    Modrzyk, Damian
    Staworko, Michal
    [J]. 19TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO-2011), 2011, : 569 - 573
  • [5] A VLSI architecture of EBCOT encoder for JPEG2000
    Liu, LB
    Li, DJ
    Zhang, L
    Wang, ZH
    Chen, HY
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 882 - 885
  • [6] Performance analysis and architecture design for parallel EBCOT encoder of JPEG2000
    Zhang, Yi-Zhen
    Xu, Chao
    Wang, Wen-Tao
    Chen, Liang-Bin
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (10) : 1336 - 1347
  • [7] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
    Liu Kai Wu Chengke Li Yunsong (National Key Lab of Integrated Service Networks
    [J]. Journal of Electronics(China), 2006, (01) : 89 - 93
  • [8] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
    Liu Kai Wu Chengke Li Yunsong National Key Lab of Integrated Service Networks Xidian University Xian China School of Computer Xidian University Xian China
    [J]. JournalofElectronics., 2006, (01) - 93
  • [9] JPEG2000 encoder architecture design with fast EBCOT algorithm
    Tsai, TH
    Tsai, AT
    [J]. 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 279 - 282
  • [10] Statistically optimized VLSI architecture for buffer for EBCOT in JPEG2000 encoder
    Gupta, AK
    Nooshabadi, S
    Montiel-Nelson, J
    [J]. VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 185 - 192
12345