A high-performance architecture for EBCOT in the JPEG 2000 encoder

被引：2
|
作者：
Pastuszak, G [1 ]
机构：
[1] Warsaw Univ Technol, Inst Radioelect, Warsaw, Poland
来源：
2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS) | 2005年
关键词：
D O I：
10.1109/SIPS.2005.1579954
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The architecture for EBCOT in JPEG 2000 is presented. The architecture embeds all functions necessary to produce the final codestream consistent with the JPEG 2000 specification. A number of hardware optimisation methods are used to achieve the high throughput at relatively low cost of hardware resources. The architecture is verified in simulations and synthesized for ASIC and FPGA technologies. Implementation results for FPGA Stratix II devices show that it can work at 120 MHz and process about 40 million samples per second in the regular lossless mode.
引用
收藏
页码：693 / 698
页数：6
相关论文
共 50 条
  • [31] High-throughput MQ Encoder for Pass-Parallel EBCOT in JPEG2000
    Bao, Na
    Jiang, Zhe
    Qi, Zhiheng
    Zhang, Wei
    [J]. 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 410 - 414
  • [32] A Fully Parallel, High-Speed BPC Hardware Architecture for the EBCOT in JPEG 2000
    Woo, Dong-Hwi
    Bae, Kyeong-Ryeol
    Son, Hyeon-Sic
    Ok, Seung-Ho
    Lee, Yong Hwan
    Moon, Byungin
    [J]. COMMUNICATION AND NETWORKING, PT II, 2010, 120 : 343 - +
  • [33] Three-level parallel high speed architecture for EBCOT in JPEG2000
    Li, YJ
    Bayoumi, M
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 5 - 8
  • [34] VLSI architectuire of EBCOT Tier-2 encoder for JPEG2000
    Liu, LB
    Chen, N
    Zhang, L
    Wang, ZH
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 223 - 226
  • [35] A VLSN architecture of JPEG2000 encoder
    Liu, LB
    Chen, N
    Meng, HY
    Zhang, L
    Wang, ZH
    Chen, HY
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) : 2032 - 2040
  • [36] A high performance JPEG2000 architecture
    Andra, K
    Chakrabarti, C
    Acharya, T
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 765 - 768
  • [37] DSP platform-based JPEG2000 encoder with fast EBCOT algorithm
    Tsai, TH
    Pan, YN
    Tsai, LT
    [J]. EMBEDDED PROCESSORS FOR MULTIMEDIA AND COMMUNICATIONS, 2004, 5309 : 48 - 57
  • [38] Analysis and architecture design of lifting based DWT and EBCOT for JPEG 2000
    Lian, CJ
    Chen, KF
    Chen, HH
    Chen, LG
    [J]. 2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 180 - 183
  • [39] Efficient pass-parallel architecture for EBCOT in JPEG2000
    Chiang, JS
    Lin, YS
    Hsieh, CY
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 773 - 776
  • [40] A high throughput and memory efficient EBCOT architecture for JPEG2000 in digital camera applications
    Lai, YK
    Chen, LF
    Huang, TL
    [J]. ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 449 - 450
12345