Investigating effect of unfilled underfills on board level solder joint reliability of area array packages under drop test and thermal cycling test

被引：0
|
作者：
Ibe, ES [1 ]
Loh, KI [1 ]
Luan, JE [1 ]
Tee, TY [1 ]
机构：
[1] Zymet Inc, E Hanover, NJ 07396 USA
来源：
PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2 | 2005年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
The work reported here explores the effect of underfill encapsulants on drop test and thermal cycle reliability of area array packages, such as BGA's, CSP's, and WL-CSP's. An unfilled underfill was found to provide superior drop test performance. Silica filled underfill, with lower CTE, was found to provide superior thermal cycle performance. However, if the unfilled underfill provides adequate thermal cycle performance, its use yields substantial process benefits.
引用
收藏
页码：579 / 583
页数：5
相关论文
共 50 条
  • [41] Comparative Studies on Solder Joint Reliability of Plastic and Ceramic Ball Grid Array Packages of the Same Form Factor Under Power and Accelerated Thermal Cycling
    Park, S. B.
    Joshi, Rahul
    Ahmed, Izhar
    Chung, Soonwan
    JOURNAL OF ELECTRONIC PACKAGING, 2008, 130 (04)
  • [42] Undissolved gold in fine-pitch BGA solder joint under thermal cycling test
    Ismail, Adlil Aizat
    Abu Bakar, Maria
    Jalar, Azman
    Ani, Fakhrozi Che
    Zolkefli, Zol Effendi
    Basiron, Erwan
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2024, 35 (12)
  • [43] Reliability and Parametric Study on Chip Scale Package Under Board-Level Drop Test
    Sano, Masafumi
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Yang, Shin-Yueh
    Huang, Chao-Jen
    Chiang, Kuo-Ning
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 470 - 473
  • [44] Experimental studies of board-level reliability of chip-scale packages subjected to JEDEC drop test condition
    Lai, YS
    Yang, PF
    Yeh, CL
    MICROELECTRONICS RELIABILITY, 2006, 46 (2-4) : 645 - 650
  • [45] Effect of power cycling duration on coupled power and thermal cycling reliability of board-level chip-scale packages
    Wang, TH
    Lai, YS
    Lee, CC
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 119 - 124
  • [46] Computational analyses on the effects of irregular conditions during accelerated thermal cycling tests on board level solder joint reliability
    Lau, D
    Lee, SWR
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 516 - 521
  • [47] Polymeric Reinforcement Approaches and Materials Selection to Improve Board-Level Drop Reliability of SnAgCu Soldered Area Array Packages
    Shi, Hongbin
    Tian, Cuihua
    Pecht, Michael
    Ueda, Toshitsugu
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 219 - 230
  • [48] Reliability Study of High-end Pb-free CBGA Solder Joint under Various Thermal Cycling Test Conditions
    Xie, Dongji
    Gektin, Vadim
    Geiger, David
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 109 - +
  • [49] A critical analysis of a reliability study of ball grid array electronic components submitted to thermal aging and board-level drop test
    de Monlevade, Eduardo Franco
    Palheta Cardoso, Idelcio Alexandre
    Martha de Souza, Gilberto Francisco
    ENGINEERING FAILURE ANALYSIS, 2021, 128
  • [50] Study on Board Level Solder Joint Reliability for Extreme Large Fan-Out WLP under Temperature Cycling
    Che, F. X.
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 207 - 212
12345