共 50 条
- [4] Thermal-mechanical coupling analysis for coupled power and thermal cycling reliability of chip-scale packages [J]. THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2005, : 539 - 544
- [5] Thermal-mechanical coupling analysis of board-level chip-scale packages subjected to power cycling of different powering durations [J]. PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2007, VOL 5: ELECTRONICS AND PHOTONICS, 2008, : 241 - 246
- [6] Correlation between power cycling and thermal cycling fatigue reliabilities of chip-scale packages [J]. 29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2004, : 26 - 30
- [7] Thermal characteristics and thermomechanical reliability of board-level stacked-die packages subjected to coupled power and thermal cycling test [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2008, 31 (02): : 495 - 502
- [9] Coupled Power and Thermal Cycling Reliability of Board-Level Package-on-Package Stacking Assembly [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2009, 32 (01): : 14 - 21