Gate-All-Around MOSFETs based on Vertically Stacked Horizontal Si Nanowires in a Replacement Metal Gate Process on Bulk Si Substrates

被引：0

作者：

Mertens, H. ^{[1
]}

Ritzenthaler, R. ^{[1
]}

Hikavyy, A. ^{[1
]}

Kim, M. S. ^{[1
]}

Tao, Z. ^{[1
]}

Wostyn, K. ^{[1
]}

Chew, S. A. ^{[1
]}

De Keersgieter, A. ^{[1
]}

Mannaert, G. ^{[1
]}

Rosseel, E. ^{[1
]}

Schram, T. ^{[1
]}

Devriendt, K. ^{[1
]}

Tsvetanova, D. ^{[1
]}

Dekkers, H. ^{[1
]}

Demuynck, S. ^{[1
]}

Chasin, A. ^{[1
]}

Van Besien, E. ^{[1
]}

Dangol, A. ^{[1
]}

Godny, S. ^{[1
]}

Douhard, B. ^{[1
]}

Bosman, N. ^{[1
]}

Richard, O. ^{[1
]}

Geypen, J. ^{[1
]}

Bender, H. ^{[1
]}

Barla, K. ^{[1
]}

Mocuta, D. ^{[1
]}

Horiguchi, N. ^{[1
]}

Thean, A. V-Y ^{[1
]}

机构：

[1] Imec, Kapeldreef 75, B-3001 Leuven, Belgium

来源：

2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on gate-all-around (GAA) n- and p-MOSFETs made of 8-nm-diameter vertically stacked horizontal Si nanowires (NWs). We show that these devices, which were fabricated on bulk Si substrates using an industry-relevant replacement metal gate (RMG) process, have excellent short-channel characteristics (SS = 65 mV/dec, DIBL = 42 mV/V for L-G = 24 nm) at performance levels comparable to finFET reference devices. The parasitic channels below the Si NWs were effectively suppressed by ground plane (GP) engineering.

引用

页数：2

共 50 条

[21] Vertically Stacked-NanoWires MOSFETs in a Replacement Metal Gate Process with Inner Spacer and SiGe Source/Drain
Barraud, S.
Lapras, V.
Samson, M. P.
Gaben, L.
Grenouillet, L.
Maffini-Alvaro, V.
Morand, Y.
Daranlot, J.
Rambal, N.
Previtalli, B.
Reboi, S.
Tabone, C.
Coquand, R.
Augendre, E.
Rozeau, O.
Hartmann, J. M.
Vizioz, C.
Arvet, C.
Pimenta-Barros, P.
Posseme, N.
Loup, V.
Comboroure, C.
Euvrard, C.
Baian, V.
Tinti, I.
Audoit, G.
Bernier, N.
Cooper, D.
Saghi, Z.
Allain, F.
Toffoli, A.
Faynot, O.
Vinet, M.
[J]. 2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
[22] Electrical characterisation of Horizontal and Vertical Gate-All-Around Si/SiGe Nanowires Field Effect Transistors
Salem, B.
Rosaz, G.
Pauc, N.
Gentile, P.
Periwal, P.
Potie, A.
Bassani, F.
David, S.
Baron, T.
[J]. 2014 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2014,
[23] VFTLP Characteristics of ESD Devices in Si Gate-All-Around (GAA) Nanowires
Chen, Shih-Hung
Linten, Dimitri
Hellings, Geert
Veloso, Anabela
Scholz, Mirko
Boschke, Roman
Groeseneken, Guido
Collaert, Nadine
Horiguchi, Naoto
Thean, Aaron
[J]. 2016 38TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2016,
[24] Impurity scattering effects on transport through gate-all-around Si nanowires
Oh, Jung Hyun
Ahn, D.
Hwang, S. W.
Hwang, J. S.
Son, M. H.
[J]. PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2008, 40 (05): : 1526 - 1529
[25] A Vertically Stacked Nanosheet Gate-All-Around FET for Biosensing Application
Li, Cong
Liu, Feichen
Han, Ru
Zhuang, Yiqi
[J]. IEEE ACCESS, 2021, 9 : 63602 - 63610
[26] Observation of metal-layer stress on Si nanowires in gate-all-around high-κ/metal-gate device structures
Singh, N.
Fang, W. W.
Rustagi, S. C.
Budharaju, K. D.
Teo, Selin H. G.
Mohanraj, S.
Lo, G. Q.
Balasubramanian, N.
Kwong, D. L.
[J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (07) : 558 - 561
[27] A Comprehensive Study of NF3-Based Selective Etching Processes: Application to the Fabrication of Vertically Stacked Horizontal Gate-All-around Si Nanosheet Transistors
Sun, Xin
Li, Jiayang
Qian, Lewen
Wang, Dawei
Huang, Ziqiang
Guo, Xinlong
Liu, Tao
Xu, Saisheng
Wang, Liming
Xu, Min
Zhang, David Wei
[J]. NANOMATERIALS, 2024, 14 (11)
[28] Strain induced variability study in Gate-All-Around vertically-stacked horizontal nanosheet transistors
Mohapatra, E.
Dash, T. P.
Jena, J.
Das, S.
Maiti, C. K.
[J]. PHYSICA SCRIPTA, 2020, 95 (06)
[29] Investigation of process variation in vertically stacked gate-all-around nanowire transistor and SRAM circuit
Sun, Yabin
Li, Xianglong
Zhuo, Yue
Liu, Yun
Wang, Teng
Li, Xiaojin
Shi, Yanling
Xu, Jun
Liu, Ziyu
[J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (05)
[30] Nanosized-Metal-Grain-Pattern-Dependent Threshold-Voltage Models for the Vertically Stacked Multichannel Gate-All-Around Si Nanosheet MOSFETs and Their Applications in Circuit Simulation
Sung, Wen-Li
Li, Yiming
Chuang, Min-Hui
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 350 - 358

← 1 2 3 4 5 →