Observation of metal-layer stress on Si nanowires in gate-all-around high-κ/metal-gate device structures

被引:41
|
作者
Singh, N. [1 ]
Fang, W. W. [1 ]
Rustagi, S. C. [1 ]
Budharaju, K. D. [1 ]
Teo, Selin H. G. [1 ]
Mohanraj, S. [1 ]
Lo, G. Q. [1 ]
Balasubramanian, N. [1 ]
Kwong, D. L. [1 ]
机构
[1] Inst Microelect, Singapore 117685, Singapore
关键词
gate-all-around (GAA); metal gate; MOSFETs; Si nanowire; stretched; twisted;
D O I
10.1109/LED.2007.899330
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter reports, for the first time, the observation of mechanical stress from metal-gate layer on the Si nanowires formed by the top-down scheme. High-kappa (HfO2 similar to 5 nm) and metal-gate (TaN similar to 100 nm) are evaluated on Si nanowires having similar to 5-7 nm diameter. While no significant mechanical effect is observed after high-kappa deposition, the TaN metal layer is found to viciously stretch and twist the straight wires. The wire lengths increase significantly (similar to 3 %), which suggests that the Si nanowires are subjected to large tensile strain (> 4 GPa), assuming that the wires obey Hooke's law with Young's modulus similar to 150 GPa for bulk Si. Interestingly, the twisted nanowires maintained their physical continuity, as demonstrated by the excellent performance of the fully functional gate-all-around MOSFETs fabricated with the wires as channels.
引用
收藏
页码:558 / 561
页数:4
相关论文
共 50 条
  • [1] Study of Work-Function Variation in High-κ/Metal-Gate Gate-All-Around Nanowire MOSFET
    Nam, Hyohyun
    Lee, Youngtaek
    Park, Jung-Dong
    Shin, Changhwan
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (08) : 3338 - 3341
  • [2] High-Performance Vertical Gate-All-Around Silicon Nanowire FET With High-κ/Metal Gate
    Zhai, Yujia
    Mathew, Leo
    Rao, Rajesh
    Palard, Marylene
    Chopra, Sonali
    Ekerdt, John G.
    Register, Leonard F.
    Banerjee, Sanjay K.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3896 - 3900
  • [3] Investigation of Hole Mobility in Gate-All-Around Si Nanowire p-MOSFETs with High-κ/Metal-Gate: Effects of Hydrogen Thermal Annealing and Nanowire Shape
    Hashemi, Pouya
    Teherani, James T.
    Hoyt, Judy L.
    [J]. 2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [4] AC Device Variability in High-κ Metal-Gate CMOS Technology
    Jenkins, Keith A.
    Balakrishnan, Karthik
    Lee, Dongsoo
    Narayanan, Vijay
    [J]. IEEE ELECTRON DEVICE LETTERS, 2019, 40 (01) : 13 - 16
  • [5] Statistical Simulation of Metal-Gate Work-function Fluctuation in High-κ/Metal-Gate Devices
    Yu, Chia-Hui
    Han, Ming-Hung
    Cheng, Hui-Wen
    Su, Zhong-Cheng
    Li, Yiming
    Watanabe, Hiroshi
    [J]. SISPAD 2010 - 15TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2010, : 153 - 156
  • [6] Gate-All-Around MOSFETs based on Vertically Stacked Horizontal Si Nanowires in a Replacement Metal Gate Process on Bulk Si Substrates
    Mertens, H.
    Ritzenthaler, R.
    Hikavyy, A.
    Kim, M. S.
    Tao, Z.
    Wostyn, K.
    Chew, S. A.
    De Keersgieter, A.
    Mannaert, G.
    Rosseel, E.
    Schram, T.
    Devriendt, K.
    Tsvetanova, D.
    Dekkers, H.
    Demuynck, S.
    Chasin, A.
    Van Besien, E.
    Dangol, A.
    Godny, S.
    Douhard, B.
    Bosman, N.
    Richard, O.
    Geypen, J.
    Bender, H.
    Barla, K.
    Mocuta, D.
    Horiguchi, N.
    Thean, A. V-Y
    [J]. 2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [7] Metal-Gate Granularity-Induced Threshold Voltage Variability and Mismatch in Si Gate-All-Around Nanowire n-MOSFETs
    Nayak, Kaushik
    Agarwal, Samarth
    Bajaj, Mohit
    Oldiges, Philip J.
    Murali, Kota V. R. M.
    Rao, Valipe Ramgopal
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3892 - 3895
  • [8] Interface stability in advanced high-κ-metal-gate stacks
    Adelmann, C.
    Franquet, A.
    Conard, T.
    Witters, T.
    Ferain, I.
    Meersschaut, J.
    Jurczak, M.
    De Meyer, K.
    Kittl, J. A.
    Van Elshocht, S.
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (03): : 1021 - 1025
  • [9] High-κ/metal-gate stack and its MOSFET characteristics
    Chau, R
    Datta, S
    Doczy, M
    Doyle, B
    Kavalieros, J
    Metz, M
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) : 408 - 410
  • [10] Gate-All-Around Transistors Based on Vertically Stacked Si Nanowires
    Mertens, H.
    Ritzenthaler, R.
    Hikavyy, A.
    Kim, M. S.
    Tao, Z.
    Wostyn, K.
    Schram, T.
    Kunnen, E.
    Ragnarsson, L. -A.
    Dekkers, H.
    Hopf, T.
    Devriendt, K.
    Tsvetanova, D.
    Chew, S. A.
    Kikuchi, Y.
    Van Besien, E.
    Rosseel, E.
    Mannaert, G.
    De Keersgieter, A.
    Chasin, A.
    Kubicek, S.
    Dangol, A.
    Demuynck, S.
    Barla, K.
    Mocuta, D.
    Horiguchi, N.
    [J]. SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 7, 2017, 77 (05): : 19 - 30