Automatic test generation for micro-architectural verification of configurable microprocessor cores with user extensions

被引：0
|
作者：
Bhattacharyya, N
Wang, A
机构：
来源：
SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS | 2001年
关键词：
D O I：
10.1109/HLDVT.2001.972801
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：14 / 15
页数：2
相关论文
共 41 条
  • [1] A generic micro-architectural test plan approach for microprocessor verification
    Adir, A
    Azatchi, H
    Bin, E
    Peled, O
    Shoikhet, K
    [J]. 42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 769 - 774
  • [2] An Approach to Automatic Test Generation for Verification of Microprocessor Cores
    Gagarina, Larisa G.
    Garashchenko, Anton V.
    Shiryaev, Alexey P.
    Fedorov, Alexey R.
    Dorogova, Ekaterina G.
    [J]. PROCEEDINGS OF THE 2018 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2018, : 1490 - 1491
  • [3] Fully automatic test program generation for microprocessor cores
    Corno, F
    Cumani, G
    Reorda, MS
    Squillero, G
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1006 - 1011
  • [4] Automatic Generation of Hardware Checkers from Formal Micro-architectural Specifications
    Fedotov, Alexander
    Schmaltz, Julien
    [J]. PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1568 - 1573
  • [5] Automatic functional test program generation for microprocessor verification
    Li, Tun
    Zhu, Dan
    Liang, Lei
    Guo, Yang
    Li, SiKun
    [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1039 - 1042
  • [6] Automatic generation of test sets for SBST of microprocessor IP cores
    Sanchez, E
    Reorda, MS
    Squillero, G
    Violante, M
    [J]. SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2005, : 74 - 79
  • [7] Architectural and Micro-architectural Techniques for Software Controlled Microprocessor Soft-error Mitigation
    Gogulamudi, Anudeep R.
    Clark, Lawrence T.
    Farnsworth, Chad
    Chellappa, Srivatsan
    Vashishtha, Vinay
    [J]. 2015 15TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2015,
  • [8] Micro-architectural approach to the efficient employment of STTRAM cells in a microprocessor register file
    Asgari, Bahar
    Fazeli, Mahdi
    Patooghy, Ahmad
    Azhari, Seyed Vahid
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2017, 11 (01): : 1 - 7
  • [9] Automatic completion and refinement of verification sets for microprocessor cores
    Sánchez, E
    Reorda, MS
    Squillero, G
    [J]. APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2005, 3449 : 205 - 214
  • [10] On the automatic generation of test programs for path-delay faults in microprocessor cores
    Bernardi, P.
    Grosso, M.
    Sanchez, E.
    Reorda, M. Sonza
    [J]. ETS 2007: 12TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2007, : 179 - +
12345