Analog test bus infrastructure for RF/AMS modules in core-based design

被引：6

作者：

Zivkovic, Vladimir A. ^{[1
]}

van der Heyden, Frank ^{[1
]}

Gronthoud, Guido ^{[1
]}

de Jong, Frans ^{[1
]}

机构：

[1] NXP Semicond, Eindhoven, Netherlands

来源：

PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008 | 2008年

关键词：

D O I：

10.1109/ETS.2008.18

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This article describes an analog test bits infrastructure as a straightforward approach to grant the accessibility to embedded RF or Analog modules in core-based design. This DfT method increases the testability and provides debug/diagnosis facilities. The standardized analog test bits architecture is suited for an automated test development flow. In addition, the entire infrastructure is to a large extent reusable, through its design independence. This industrially innovative and practical approach has been applied to several products within our company, and two RF chips are chosen to illustrate its benefits.

引用

页码：27 / 32

页数：6

共 50 条

[31] Development tool suits core-based design
Quinnell, RA
EDN, 1996, 41 (17) : 26 - 26
[32] Temperature-Dependent Test Scheduling with TAM Bus Wire Assignment Considered for Core-Based SoC Designs
Chiu, Ching-Chun
Huang, Shih-Hsu
2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 390 - 393
[33] Analysis of emerging core-based design lifecycle
Küçükçakar, K
1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 445 - 449
[34] Core-based FPGA design provides flexibility
Holmberg, P
Jupta, N
COMPUTER DESIGN, 1997, : 24 - 24
[35] Core-Based Testing of Embedded Mixed-Signal Modules in a SoC
Zivkovic, Vladimir A.
Schat, Jan
van der Heyden, Frank
Seuren, Geert
IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (03): : 78 - 86
[36] Core-based design methodology for reconfigurable computing applications
James-Roxby, P
Cerro-Prada, E
Charlwood, S
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (03): : 142 - 146
[37] A core-based system-to-silicon design methodology
Eory, FS
IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (04): : 36 - 41
[38] Assertion based design error diagnosis for core-based SoCs
Kakoee, Mohammad Reza
Neishaburi, M. H.
Daneshtalab, Masoud
Safari, Saeed
20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 269 - 272
[39] Fail-Safety in Core-Based System Design
Baranowski, Rafal
Wunderlich, Hans-Joachim
2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
[40] A low overhead design for testability and test generation technique for core-based systems-on-a-chip
Ghosh, I
Jha, NK
Dey, S
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (11) : 1661 - 1676

← 1 2 3 4 5 →