Analog test bus infrastructure for RF/AMS modules in core-based design

被引：6

作者：

Zivkovic, Vladimir A. ^{[1
]}

van der Heyden, Frank ^{[1
]}

Gronthoud, Guido ^{[1
]}

de Jong, Frans ^{[1
]}

机构：

[1] NXP Semicond, Eindhoven, Netherlands

来源：

PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008 | 2008年

关键词：

D O I：

10.1109/ETS.2008.18

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This article describes an analog test bits infrastructure as a straightforward approach to grant the accessibility to embedded RF or Analog modules in core-based design. This DfT method increases the testability and provides debug/diagnosis facilities. The standardized analog test bits architecture is suited for an automated test development flow. In addition, the entire infrastructure is to a large extent reusable, through its design independence. This industrially innovative and practical approach has been applied to several products within our company, and two RF chips are chosen to illustrate its benefits.

引用

页码：27 / 32

页数：6

共 50 条

[21] Efficient test solutions for core-based designs
Larsson, E
Arvidsson, K
Fujiwara, H
Peng, Z
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 758 - 775
[22] CTL the language for describing core-based test
Kapur, R
Lousberg, M
Taylor, T
Keller, B
Reuter, P
Kay, D
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 131 - 139
[23] Test access proposal for core-based ICs
Novellino, J
ELECTRONIC DESIGN, 1998, 46 (01) : 102 - 102
[24] A low overhead design for testability and test generation technique for core-based systems
Ghosh, I
Jha, NK
Dey, S
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 50 - 59
[25] CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing
Mounir Benabdenbi
Walid Maroufi
Meryem Marzouki
Journal of Electronic Testing, 2002, 18 : 455 - 473
[26] A novel test time reduction algorithm for test architecture design for core-based system chips
Goel, SK
Marinissen, EJ
ETW'02: 7TH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2002, : 7 - 12
[27] CAS-BUS: A test access mechanism and a toolbox environment for core-based system chip testing
Benabdenbi, M
Maroufi, W
Marzouki, M
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 455 - 473
[28] InTeRail: A test architecture for core-based SOCs
Kagaris, D
Tragoudas, S
Kuriakose, S
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (02) : 137 - 149
[29] A test methodology for core-based system LSls
Sugihara, M
Date, H
Yasuura, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (12) : 2640 - 2645
[30] BIST meets the challenges of core-based design
Mannion, P
ELECTRONIC PRODUCTS MAGAZINE, 1996, 39 (02): : 17 - 18

← 1 2 3 4 5 →