InTeRail: A test architecture for core-based SOCs

被引：2
|
作者：
Kagaris, D [1 ]
Tragoudas, S [1 ]
Kuriakose, S [1 ]
机构：
[1] So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 2006年 / 55卷 / 02期
关键词：
system-on-chip test; cores; test access mechanism; design for testability;
D O I：
10.1109/TC.2006.27
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A flexible test architecture for embedded cores and all interconnects in a System-on Chip (SOC) is presented. It targets core testing parallelism and reduced test application time by using, as much as possible, existing core interconnects to form TAM paths. It also provides for dynamic wrapper reconfiguration. Algorithms that minimize the use of extra interconnects for the TAM path formation are presented and evaluated.
引用
收藏
页码：137 / 149
页数：13
相关论文
共 50 条
  • [1] InTeRail: Using existing and extra interconnects to test core-based SOCs
    Kagaris, D
    Tragoudas, S
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 219 - 223
  • [2] On test scheduling for core-based SOCs
    Koranne, S
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 505 - 510
  • [3] Test scheduling for core-based SOCs
    Zhang, YG
    Xu, YX
    Dong, B
    Wang, K
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1404 - 1407
  • [4] Robust Optimization of Test-Architecture Designs for Core-Based SoCs
    Deutsch, Sergej
    Chakrabarty, Krishnendu
    2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2013), 2013,
  • [5] A Test Scheduling Scheme for Core-Based SoCs Using Genetic Algorithm
    Zhan Jinyu
    Li Xunsheng
    Guo Bing
    Xiong Guangze
    Sang Nan
    2008 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS SYMPOSIA, PROCEEDINGS, 2008, : 38 - 43
  • [6] Recent advances in test planning for modular testing of core-based SOCs
    Iyengar, V
    Chakrabarty, K
    Marinissen, EJ
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 320 - 325
  • [7] Time-multiplexed test data decompression architecture for core-based SOCs with improved utilization of tester channels
    Kinsman, AB
    Nicolici, N
    ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 196 - 201
  • [8] Test scheduling for core-based SOCs using genetic algorithm based heuristic approach
    Giri, Chandan
    Sarkar, Soumojit
    Chattopadhyay, Santanu
    ADVANCED INTELLIGENT COMPUTING THEORIES AND APPLICATIONS, PROCEEDINGS: WITH ASPECTS OF ARTIFICIAL INTELLIGENCE, 2007, 4682 : 1032 - 1041
  • [9] DFT infrastructure for broadside two-pattern test of core-based SOCs
    Xu, Q
    Nicolici, N
    IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (04) : 470 - 485
  • [10] A generic resource distribution and test scheduling scheme for embedded core-based SoCs
    Zhao, D
    Upadhyaya, SJ
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2004, 53 (02) : 318 - 329
12345