A CMOS transconductor with 80-dB SFDR up to 10 MHz

被引:44
|
作者
Chilakapati, U
Fiez, TS
Eshraghi, A
机构
[1] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA
[2] Oregon State Univ, Corvallis, OR 97331 USA
[3] IBM Microelect, Lowell, MA 01851 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/4.987089
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A CMOS transconductor uses resistors at the input and an OTA in unity-gain feedback to achieve 80-dB spurious-free dynamic range (SFDR) for 3.6-V-pp differential inputs up to 10 MHz. The combination of resistors at the input and negative feedback around the operational transconductance amplifier (OTA) allows this transconductor to accommodate a differential input swing of 4 V with a 3.3-V supply. The total harmonic distortion (THD) of the transconductor is -77 dB at 10 MHz for a 3.6-V-pp differential input and third-order intermodulation spurs measure less than -79 dBc for 1.8-V-pp differential inputs at 1 MHz. The transconductance core dissipates 10.56 mW from a 3.3-V supply and occupies 0.4 mm(2) in a 0.35-mum CMOS process.
引用
收藏
页码:365 / 370
页数:6
相关论文
共 50 条
  • [41] The design of a 2.7 V, 200 MS/s, and 14-bit CMOS D/A converter with 63 dB of SFDR characteristics for the 90 MHz output signal
    Sakurai, H
    Sugimoto, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (06): : 1077 - 1084
  • [42] A 40 MHz-BW 12-bit continuous-time ∆Σ modulator with digital calibration and 84.2 dB-SFDR in 90 nm CMOS
    Xinpeng Xing
    Maarten De Bock
    Pieter Rombouts
    Georges Gielen
    Analog Integrated Circuits and Signal Processing, 2015, 84 : 137 - 148
  • [43] A 14-Bit 1.0-GS/s Dynamic Element Matching DAC with >80 dB SFDR up to the Nyquist
    Liu, Jianan
    Li, Xueqing
    Wei, Qi
    Yang, Huazhong
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1026 - 1029
  • [44] A 0.037mm2 1GSps 12b self-calibrated 40nm CMOS DAC cell with SFDR>60dB up to 200MHz and IM3 <-60dB up to 350MHz
    Radulov, Georgi
    Quinn, Patrick
    24TH IEEE EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD 2020), 2020,
  • [45] 1-V linear CMOS transconductor with-65 dB THD in nano-scale CMOS technology
    Lo, Tien-Yu
    Hung, Chung-Chih
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3792 - 3795
  • [46] A 0.8-V Fully Differential Amplifier with 80-dB DC Gain and 8-GHz GBW in 22-nm FDSOI CMOS Technology
    Basavaraju, Harshitha
    Borggreve, David
    Vanselow, Frank
    Isa, Erkan Nevzat
    Maurer, Linus
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [47] A 430 mW 16 b 170 MS/s CMOS pipelined ADC with 77.2 dB SNR and 97.6 dB SFDR
    Zhang Hui
    Li Dan
    Wan Lei
    Zhang Hui
    Wang Haijun
    Gao Yuan
    Zhu Feili
    Wang Ziqi
    Ding Xuexin
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (03)
  • [48] A 430 mW 16 b 170 MS/s CMOS pipelined ADC with 77.2 dB SNR and 97.6 dB SFDR
    张辉
    李丹
    万磊
    张辉
    王海军
    高远
    朱腓利
    王紫琪
    丁学欣
    Journal of Semiconductors, 2016, 37 (03) : 92 - 98
  • [49] A 900 MHz, 3.6 Gb/s Bandpass DSM Receiver with 55.7 dB two-tone SFDR in 1 MHz bandwidth
    Karthaus, Udo
    Ahles, Stephan
    El Maghraby, Ahmed
    Schick, Christoph
    Datta, Prabir K.
    Rheinfelder, Clemens
    2009 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-3, 2009, : 1133 - 1136
  • [50] A 430 mW 16 b 170 MS/s CMOS pipelined ADC with 77.2 dB SNR and 97.6 dB SFDR
    张辉
    李丹
    万磊
    王海军
    高远
    朱腓利
    王紫琪
    丁学欣
    Journal of Semiconductors, 2016, (03) : 92 - 98