共 50 条
- [41] The design of a 2.7 V, 200 MS/s, and 14-bit CMOS D/A converter with 63 dB of SFDR characteristics for the 90 MHz output signal IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (06): : 1077 - 1084
- [42] A 40 MHz-BW 12-bit continuous-time ∆Σ modulator with digital calibration and 84.2 dB-SFDR in 90 nm CMOS Analog Integrated Circuits and Signal Processing, 2015, 84 : 137 - 148
- [43] A 14-Bit 1.0-GS/s Dynamic Element Matching DAC with >80 dB SFDR up to the Nyquist 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1026 - 1029
- [44] A 0.037mm2 1GSps 12b self-calibrated 40nm CMOS DAC cell with SFDR>60dB up to 200MHz and IM3 <-60dB up to 350MHz 24TH IEEE EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD 2020), 2020,
- [45] 1-V linear CMOS transconductor with-65 dB THD in nano-scale CMOS technology 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3792 - 3795
- [46] A 0.8-V Fully Differential Amplifier with 80-dB DC Gain and 8-GHz GBW in 22-nm FDSOI CMOS Technology 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
- [49] A 900 MHz, 3.6 Gb/s Bandpass DSM Receiver with 55.7 dB two-tone SFDR in 1 MHz bandwidth 2009 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-3, 2009, : 1133 - 1136