共 50 条
- [22] A-72 dB @ 2 MHz IM3 CMOS tunable pseudo-differential transconductor PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 73 - +
- [30] 500MSPS with 80dB SFDR SHA for Time interleaved application using LATERAL PNP in CMOS process ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2007, : 301 - 304