Using the PGAS Programming Paradigm for Biological Sequence Alignment on a Chip Multi-Threading Architecture

被引:0
|
作者
Bakhouya, M. [1 ]
Bahra, S. A. [1 ]
El-Ghazawi, T. [1 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, High Performance Comp Lab, Washington, DC 20052 USA
关键词
Partitioned Global Address Space; Unified Parallel C; Multicore machines; Multi-threading Architecture; Sequence alignment;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The Partitioned Global Address Space (PGAS) programming paradigm offers ease-of-use in expressing parallelism through a global shared address space while emphasizing performance by providing locality awareness through the partitioning of this address space. Therefore, the interest in PGAS programming languages is growing and many new languages have emerged and are becoming ubiquitously available on nearly all modem parallel architectures. Recently, new parallel machines with multiple cores are designed for targeting high performance applications. Most of the efforts have gone into benchmarking but there are a few examples of real high performance applications running on multicore machines. In this paper, we present and evaluate a parallelization technique for implementing a local DNA sequence alignment algorithm using a PGAS based language, UPC (Unified Parallel C) on a chip multithreading architecture, the UItraSPARC T1.
引用
收藏
页码:137 / 141
页数:5
相关论文
共 50 条
  • [31] Sim Parallel: A High Performance Parallel SystemC Simulator Using Hierarchical Multi-threading
    Chung, Moo-Kyoung
    Kim, Jun-Kyoung
    Ryu, Soojung
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1472 - 1475
  • [32] Improved simulation system performance for wireless communications using efficient multi-threading architectures
    Papazoglou, P. M.
    Karras, D. A.
    Papademetriou, R. C.
    PROCEEDINGS OF THE 11TH WSEAS INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOL 3: ADVANCES IN COMMUNICATIONS, 2007, : 366 - +
  • [33] Integrating Transactions into the Data-Driven Multi-threading Model Using the TFlux Platform
    Diavastos, Andreas
    Trancoso, Pedro
    Lujan, Mikel
    Watson, Ian
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2016, 44 (02) : 257 - 277
  • [34] Network-on-Chip Hardware Accelerators for Biological Sequence Alignment
    Sarkar, Souradip
    Kulkarni, Gaurav Ramesh
    Pande, Partha Pratim
    Kalyanaraman, Ananth
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (01) : 29 - 41
  • [35] Klassisches Multi-threading versus MapReduce zur Parallelisierung rechenintensiver Tasks in der Amazon CloudClassical Multi-threading Versus MapReduce to Schedule CPU-intensive Tasks in parallel Using Amazon Cloud
    Peter Mandl
    Alexander Döschl
    HMD Praxis der Wirtschaftsinformatik, 2018, 55 (2) : 445 - 461
  • [36] DNA Sequence Alignment Using Dynamic Programming
    Singh, Niharika
    Rajput, Gaurav
    Dixit, Yash
    Sehgal, Aastha
    INTELLIGENT COMPUTING AND COMMUNICATION, ICICC 2019, 2020, 1034 : 809 - 817
  • [37] Parallelization of Industrial Process Control Program Based on the Technique of Differential Evolution Using Multi-threading
    Agrawal, Rajeev
    Goyal, Abhinav
    Sambasivam, Debjani
    Bhattacharya, Arya K.
    2014 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND ENGINEERING MANAGEMENT (IEEM), 2014, : 546 - 550
  • [38] Modeling of Solid State Detectors Using Advanced Multi-Threading: The TCoDe and TFBoost Simulation Packages
    Brundu, D.
    Contu, A.
    Cossu, G. M.
    Loi, A.
    FRONTIERS IN PHYSICS, 2022, 10
  • [39] Improving RSA algorithm using multi-threading model for outsourced data security in cloud storage
    Gupta, Purnima
    Verma, Deepak Kumar
    Singh, Aswani Kumar
    PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE CONFLUENCE 2018 ON CLOUD COMPUTING, DATA SCIENCE AND ENGINEERING, 2018, : 163 - 169
  • [40] Multi-Threading Image Processing in Single-core and Multi-core CPU using R Language
    Ramalakshmi, E.
    Kompala, Neeharika
    PROCEEDINGS OF THE 2017 IEEE SECOND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES (ICECCT), 2017,