Using the PGAS Programming Paradigm for Biological Sequence Alignment on a Chip Multi-Threading Architecture

被引:0
|
作者
Bakhouya, M. [1 ]
Bahra, S. A. [1 ]
El-Ghazawi, T. [1 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, High Performance Comp Lab, Washington, DC 20052 USA
关键词
Partitioned Global Address Space; Unified Parallel C; Multicore machines; Multi-threading Architecture; Sequence alignment;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The Partitioned Global Address Space (PGAS) programming paradigm offers ease-of-use in expressing parallelism through a global shared address space while emphasizing performance by providing locality awareness through the partitioning of this address space. Therefore, the interest in PGAS programming languages is growing and many new languages have emerged and are becoming ubiquitously available on nearly all modem parallel architectures. Recently, new parallel machines with multiple cores are designed for targeting high performance applications. Most of the efforts have gone into benchmarking but there are a few examples of real high performance applications running on multicore machines. In this paper, we present and evaluate a parallelization technique for implementing a local DNA sequence alignment algorithm using a PGAS based language, UPC (Unified Parallel C) on a chip multithreading architecture, the UItraSPARC T1.
引用
收藏
页码:137 / 141
页数:5
相关论文
共 50 条
  • [21] Fast Lagrangian Relaxation Based Gate Sizing using Multi-Threading
    Sharma, Ankur
    Chinnery, David
    Bhardwaj, Sarvesh
    Chu, Chris
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 426 - 433
  • [22] Parallel Generator of Discrete Chaotic Sequences Using Multi-threading Approach
    Abutaha, Mohammed
    Elassad, Safwan
    Queduet, Audrey
    ADVANCED MULTIMEDIA AND UBIQUITOUS ENGINEERING, MUE/FUTURETECH 2018, 2019, 518 : 161 - 167
  • [23] Pinot:: Speculative multi-threading processor architecture exploiting parallelism over a wide range of granularities
    Ohsawa, T
    Takagi, M
    Kawahara, S
    Matsushita, S
    MICRO-38: PROCEEDINGS OF THE 38TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUMN ON MICROARCHITECTURE, 2005, : 81 - 92
  • [24] Analysis and Research on Optimization of Multi-threading Load Balance under Multi-core Architecture Based on OpenMP
    Zhao Hui
    Yuan Quanbo
    Qu Fengjuan
    Wang Huijuan
    MANUFACTURING SCIENCE AND TECHNOLOGY, PTS 1-8, 2012, 383-390 : 4822 - 4824
  • [25] Optimizing Message-Passing on Multicore Architectures using Hardware Multi-Threading
    Buono, Daniele
    De Matteis, Tiziano
    Mencagli, Gabriele
    Vanneschi, Marco
    2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 262 - 270
  • [26] Parallel Image Segmentation using Multi-Threading and K-Means Algorithm
    Bose, Soumyo
    Mukherjee, Aniruddha
    Madhulika
    Chakraborty, Sayan
    Samanta, Sourav
    Dey, Nilanjan
    2013 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2013, : 264 - 268
  • [27] Improvement of Kafka Streaming Using Partition and Multi-Threading in Big Data Environment
    Leang, Bunrong
    Ean, Sokchomrern
    Ryu, Ga-Ae
    Yoo, Kwan-Hee
    SENSORS, 2019, 19 (01)
  • [28] On the Detection of Silent Data Corruptions in HPC Applications Using Redundant Multi-threading
    Perez, Diego
    Ropars, Thomas
    Meneses, Esteban
    EURO-PAR 2020: PARALLEL PROCESSING WORKSHOPS, 2021, 12480 : 290 - 302
  • [29] tomoRecon: High-speed tomography reconstruction on workstations using multi-threading
    Rivers, Mark L.
    DEVELOPMENTS IN X-RAY TOMOGRAPHY VIII, 2012, 8506
  • [30] Integrating Transactions into the Data-Driven Multi-threading Model Using the TFlux Platform
    Andreas Diavastos
    Pedro Trancoso
    Mikel Luján
    Ian Watson
    International Journal of Parallel Programming, 2016, 44 : 257 - 277