Using the PGAS Programming Paradigm for Biological Sequence Alignment on a Chip Multi-Threading Architecture

被引:0
|
作者
Bakhouya, M. [1 ]
Bahra, S. A. [1 ]
El-Ghazawi, T. [1 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, High Performance Comp Lab, Washington, DC 20052 USA
来源
PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 28 | 2008年 / 28卷
关键词
Partitioned Global Address Space; Unified Parallel C; Multicore machines; Multi-threading Architecture; Sequence alignment;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The Partitioned Global Address Space (PGAS) programming paradigm offers ease-of-use in expressing parallelism through a global shared address space while emphasizing performance by providing locality awareness through the partitioning of this address space. Therefore, the interest in PGAS programming languages is growing and many new languages have emerged and are becoming ubiquitously available on nearly all modem parallel architectures. Recently, new parallel machines with multiple cores are designed for targeting high performance applications. Most of the efforts have gone into benchmarking but there are a few examples of real high performance applications running on multicore machines. In this paper, we present and evaluate a parallelization technique for implementing a local DNA sequence alignment algorithm using a PGAS based language, UPC (Unified Parallel C) on a chip multithreading architecture, the UItraSPARC T1.
引用
收藏
页码:137 / 141
页数:5
相关论文
共 50 条
  • [11] SMTp: An architecture for next-generation scalable multi-threading
    Chaudhuri, M
    Heinrich, M
    31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 124 - 135
  • [12] A minimal dual-core speculative multi-threading architecture
    Srinivasan, ST
    Akkary, H
    Holman, T
    Lai, K
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 360 - 367
  • [13] Enabling Multi-threading in Heterogeneous Quantum-Classical Programming Models
    Hayashi, Akihiro
    Adams, Austin
    Young, Jeffrey
    McCaskey, Alexander
    Dumitrescu, Eugene
    Sarkar, Vivek
    Conte, Thomas M.
    2023 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW, 2023, : 509 - 516
  • [14] Lightweight Chip Multi-Threading (LCMT): Maximizing Fine-Grained Parallelism On-Chip
    Li, Sheng
    Kuntz, Shannon
    Brockman, Jay B.
    Kogge, Peter M.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2011, 22 (07) : 1178 - 1191
  • [15] Gene Expression Programming with Multi-Threading Evaluation and Gene-Reuse Strategy
    Lan YongShun
    He Pei
    HP3C 2020: PROCEEDINGS OF THE 2020 4TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPILATION, COMPUTING AND COMMUNICATIONS, 2020, : 150 - 159
  • [16] Redundant Portable Multi-Threading for Soft Error Mitigation on Multicore Systems on Chip
    Serrano-Cases, A.
    Martinez-Alvarez, A.
    Bastos, R. Possamai
    Cuenca-Asensi, S.
    2022 22ND EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, RADECS, 2022, : 285 - 288
  • [17] MT-ADRES: multi-threading on coarse-grained reconfigurable architecture
    Wu, Kehuai
    Kanstein, Andreas
    Madsen, Jan
    Berekovic, Mladen
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (07) : 761 - 776
  • [18] A Hybrid Power-Performance Adjustment Strategy for Clustered Multi-Threading Architecture
    Chen, Jingwei
    Wang, Qiong
    Su, Bo
    Shen, Li
    Wang, Zhiying
    PROCEEDINGS OF 2016 IEEE 18TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS; IEEE 14TH INTERNATIONAL CONFERENCE ON SMART CITY; IEEE 2ND INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (HPCC/SMARTCITY/DSS), 2016, : 292 - 300
  • [19] Optimized Vision Transformer Training using GPU and Multi-threading
    Ledet, Jonathan
    Kumar, Ashok
    Rizk, Dominick
    Rizk, Rodrigue
    Santosh, K. C.
    2024 IEEE CONFERENCE ON ARTIFICIAL INTELLIGENCE, CAI 2024, 2024, : 1043 - 1044
  • [20] Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors
    Raghavan, Praveen
    Lambrechts, Andy
    Jayapala, Murali
    Catthoor, Francky
    Verkest, Diederik
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 337 - +