Using the PGAS Programming Paradigm for Biological Sequence Alignment on a Chip Multi-Threading Architecture

被引:0
|
作者
Bakhouya, M. [1 ]
Bahra, S. A. [1 ]
El-Ghazawi, T. [1 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, High Performance Comp Lab, Washington, DC 20052 USA
关键词
Partitioned Global Address Space; Unified Parallel C; Multicore machines; Multi-threading Architecture; Sequence alignment;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The Partitioned Global Address Space (PGAS) programming paradigm offers ease-of-use in expressing parallelism through a global shared address space while emphasizing performance by providing locality awareness through the partitioning of this address space. Therefore, the interest in PGAS programming languages is growing and many new languages have emerged and are becoming ubiquitously available on nearly all modem parallel architectures. Recently, new parallel machines with multiple cores are designed for targeting high performance applications. Most of the efforts have gone into benchmarking but there are a few examples of real high performance applications running on multicore machines. In this paper, we present and evaluate a parallelization technique for implementing a local DNA sequence alignment algorithm using a PGAS based language, UPC (Unified Parallel C) on a chip multithreading architecture, the UItraSPARC T1.
引用
收藏
页码:137 / 141
页数:5
相关论文
共 50 条
  • [1] Generic accelerated sequence alignment in SeqAn using vectorization and multi-threading
    Rahn, Rene
    Budach, Stefan
    Costanza, Pascal
    Ehrhardt, Marcel
    Hancox, Jonny
    Reinert, Knut
    BIOINFORMATICS, 2018, 34 (20) : 3437 - 3445
  • [2] OpenSPARC - A scalable Chip Multi-Threading design
    Lee, Dwayne
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 16 - 16
  • [3] A Way to Substitute Multi-threading Programming at Windows
    Zhou Wei
    Liu Wei
    SENSORS, MEASUREMENT AND INTELLIGENT MATERIALS, PTS 1-4, 2013, 303-306 : 2333 - +
  • [4] Multi-threading the generation of Burrows-Wheeler Alignment
    Jo, H.
    GENETICS AND MOLECULAR RESEARCH, 2016, 15 (02)
  • [5] High-level multi-threading programming in logtalk
    Moura, Paulo
    Crocker, Paul
    Nunes, Paulo
    PRACTICAL ASPECTS OF DECLARATIVE LANGUAGES, PROCEEDINGS, 2008, 4902 : 265 - +
  • [6] Experimental Multi-threading Support for the Julia Programming Language
    Knopp, Tobias
    2014 FIRST WORKSHOP FOR HIGH PERFORMANCE TECHNICAL COMPUTING IN DYNAMIC LANGUAGES HPTCDL 2014, 2014, : 1 - 5
  • [7] A Multi-Threading Architecture to Support Interactive Visual Exploration
    Piringer, Harald
    Tominski, Christian
    Muigg, Philipp
    Berger, Wolfgang
    IEEE TRANSACTIONS ON VISUALIZATION AND COMPUTER GRAPHICS, 2009, 15 (06) : 1113 - 1120
  • [8] A multi-threading architecture for multilevel secure transaction processing
    Isa, HR
    Shockley, WR
    Irvine, CE
    PROCEEDINGS OF THE 1999 IEEE SYMPOSIUM ON SECURITY AND PRIVACY, 1999, : 166 - 180
  • [9] Multi-threading processor architecture for wireless LAN MAC controller
    Hong, IP
    Lee, YJ
    Chun, SJ
    Lee, YS
    Joung, J
    ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 379 - 380
  • [10] An event-driven multi-threading architecture for embedded systems
    Gerndt, R
    Ernst, R
    PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 29 - 33