Consistent Model of NBTI with Low Drain Voltage in P-MOSFETs

被引:0
|
作者
Gao, Shucheng [1 ]
Ma, Chenyue [1 ]
Lin, Xinnan [1 ]
机构
[1] Peking Univ, Shenzhen Grad Sch, Sch Elect & Comp Engn, Shenzhen, Peoples R China
基金
中国博士后科学基金;
关键词
NBTI; drain voltage; model; BIAS TEMPERATURE-INSTABILITY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A consistent model for the negative bias temperature instability (NBTI) is proposed to describe the influence of applied drain voltage. It is observed that threshold voltage shift induced by NBTI is obviously constrained by the applied drain voltage. With rise of drain voltage, the electrical field within the gate oxide (E-ox) decreases and results in the reduction of interface state generation and oxide hole-trapping. Therefore, the device degradation caused by NBTI will be weakened. The threshold voltage shift extracted from current characteristics is demonstrated as an integration effect of the trap distribution along the channel. The drain bias dependence of E-ox is obtained and implemented into the physical based NBTI model. The modeling result shows a good agreement with the measured data.
引用
收藏
页码:230 / 233
页数:4
相关论文
共 50 条
  • [41] Bandgap engineering in vertical P-MOSFETs
    Chen, XD
    Liu, KC
    Ray, S
    Banerjee, S
    SOLID-STATE ELECTRONICS, 2001, 45 (11) : 1939 - 1943
  • [42] Modeling of hole confinement gate voltage range for SiGe channel p-MOSFETs
    Niu, GF
    Ruan, G
    Zhang, DH
    SOLID-STATE ELECTRONICS, 1996, 39 (01) : 69 - 73
  • [43] Low-Threshold-Voltage TaN/Ir/LaTiO p-MOSFETs Incorporating Low-Temperature-Formed Shallow Junctions
    Lin, S. H.
    Cheng, C. H.
    Chen, W. B.
    Yeh, F. S.
    Chin, Albert
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (06) : 681 - 683
  • [44] The impact of gate dielectric nitridation methodology on NBTI of SiON p-MOSFETs as studied by UF-OTF technique
    Maheta, V. D.
    Olsen, C.
    Ahmed, K.
    Mahapatra, S.
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 255 - +
  • [45] A comprehensive modeling framework for gate stack process dependence of DC and AC NBTI in SiON and HKMG p-MOSFETs
    Goel, N.
    Joshi, K.
    Mukhopadhyay, S.
    Nanaware, N.
    Mahapatra, S.
    MICROELECTRONICS RELIABILITY, 2014, 54 (03) : 491 - 519
  • [46] Drain Current Improvements in Uniaxially Strained p-MOSFETs: A Multi-Subband Monte Carlo Study
    Conzatti, F.
    De Michielis, M.
    Esseni, D.
    Palestri, P.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 250 - 253
  • [47] Model for NBTl in p-MOSFETs with ultra thin nitrided gated oxides
    Houssa, M
    Parthasarathy, CR
    Huard, V
    Revil, N
    Vincent, E
    Autran, JL
    2002 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, 2002, : 133 - 134
  • [48] Fabrication and Low Temperature Characterization of Ge (110) and (100) p-MOSFETs
    Wong, I-Hsieh
    Chen, Yen-Ting
    Yan, Jhih-Yang
    Ciou, Huang-Jhih
    Chen, Yu-Sheng
    Liu, Chee Wee
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (06) : 2215 - 2219
  • [49] Mobility Strain Response and Low Temperature Characterization of Ge p-MOSFETs
    Wong, I-Hsieh
    Chen, Yen-Ting
    Ciou, Huang-Jhih
    Chen, Yu-Sheng
    Yan, Jhih-Yang
    Liu, Chee Wee
    2013 71ST ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2013, : 73 - +
  • [50] Impact of Source/Drain Underlap on the Ballistic Performance of Silicon and Germanium-Tin Nanowire p-MOSFETs
    Yadav, Dibakar
    Nair, Deleep R.
    2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,