Improved Reliability of Rarely Switching CMOS Circuits in ULSI Devices

被引：0

作者：

Sofer, Sergey ^{[1
]}

Livshits, Pavel ^{[2
]}

Priel, Michael ^{[1
]}

机构：

[1] Freescale Semicond Israel Ltd, IL-46120 Herzliyya, Israel

[2] Bar Ilan Univ, Sch Engn, IL-52900 Ramat Gan, Israel

来源：

2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this work, novel configurations of rarely switching ULSI I/O circuits, which provide a "refresh" operation allowing for temporal bias removal without any changes in the logic state or electrical characteristics of these circuits, are presented. This bias removal significantly reduces the aging of the circuits and allows for the lessening of design timing margins, thus reducing the overall design costs.

引用

页码：179 / 182

页数：4

共 50 条

[21] Technique images picosecond switching in CMOS circuits
CartsPowell, Y
SOLID STATE TECHNOLOGY, 1997, 40 (08) : 36 - &
[22] Simultaneous switching noise in CMOS VLSI circuits
Bobba, S
Hajj, IN
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 15 - 20
[23] RUGGEDIZED SWITCHING DEVICES FOR PULSE CIRCUITS
不详
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES-USSR, 1966, (01): : 252 - &
[24] CMOS Computational Circuits with Improved Performances
Popa, Cosmin
2013 IEEE EUROCON, 2013, : 1942 - 1945
[25] Post Breakdown Reliability Enhancement of ULSI Circuits with Novel Gate Dielectric Stacks
Raghavan, N.
Wu, X.
Li, X.
Liu, W. H.
Lo, V. L.
Pey, K. L.
PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 594 - 602
[26] ESD reliability issues in RF CMOS circuits
Radhakrishnan, MK
Vassilev, V
Keppens, B
De Heyn, V
Natarajan, M
Groeseneken, G
PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 551 - 556
[27] RELIABILITY OF CMOS SOS INTEGRATED-CIRCUITS
VELORIC, H
DUGAN, MP
MORRIS, W
DENNING, R
SCHNABLE, G
RCA REVIEW, 1984, 45 (02): : 230 - 248
[28] A design reliability methodology for CMOS VLSI circuits
Oshiro, L
Radojcic, R
1995 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 1996, : 34 - 39
[29] Analysis of thin gate oxide degradation during fabrication of advanced CMOS ULSI circuits
Kim, SU
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) : 731 - 736
[30] Modeling Passive Devices for CMOS RF Circuits
Valdes, Jose
Torres, Reydezel
Murphy, Roberto
PROCEEDINGS OF THE 28TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2021), 2021, : 20 - 24

← 1 2 3 4 5 →