Negative Capacitance as a Performance Booster for Tunnel FET

被引：0
|
作者：
Kobayashi, Masaharu [1 ]
Jang, Kyungmin [1 ]
Ueyama, Nozomu [1 ]
Hiramoto, Toshiro [1 ]
机构：
[1] Univ Tokyo, Inst Ind Sci, Tokyo 1138654, Japan
来源：
2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW) | 2016年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We have investigated a super steep subthreshold slope tunnel FET by introducing negative capacitance of a ferroelectric HfO2 gate insulator, for the first time. The simulation study revealed that the electric field at the tunnel junction of the tunnel FET can be effectively enhanced by potential amplification due to the negative capacitance. The enhanced electric field increases the band-to-band tunneling rate and I-on/I-orr ratio, which results in 10x higher energy efficiency than in tunnel FET.
引用
收藏
页码：150 / 151
页数：2
相关论文
共 50 条
  • [21] Ge/GaAs Based Negative Capacitance Tunnel FET Biosensor: Proposal and Sensitivity Analysis
    Omdarshan Paul
    Chithraja Rajan
    Dip Prakash Samajdar
    Tarek Hidouri
    Samia Nasr
    Silicon, 2022, 14 : 10475 - 10483
  • [22] Potential Sensing Application of Oxygen Gas with Charge Plasma Based Negative Capacitance Tunnel FET
    Mishra, Varun
    Agarwal, Lucky
    Tiwari, Chandni
    Gupta, Santosh Kumar
    SILICON, 2023, 15 (07) : 3251 - 3260
  • [23] Potential Sensing Application of Oxygen Gas with Charge Plasma Based Negative Capacitance Tunnel FET
    Varun Mishra
    Lucky Agarwal
    Chandni Tiwari
    Santosh Kumar Gupta
    Silicon, 2023, 15 : 3251 - 3260
  • [24] Recent progress on negative capacitance tunnel FET for low-power applications: Device perspective
    Upadhyay, Abhishek Kumar
    Rahi, Shiromani Balmukund
    Tayal, Shubham
    Song, Young Suh
    MICROELECTRONICS JOURNAL, 2022, 129
  • [25] Performance Analysis of Dielectric Engineered Negative Capacitance Tunnel FETs
    Harikumar, K. R.
    Das, Midhun P.
    Shikha, U. S.
    James, Rekha K.
    Pradeep, Anju
    2022 IEEE 3RD INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS, VLSI SATA, 2022,
  • [26] Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors
    Ali Saeidi
    Farzan Jazaeri
    Igor Stolichnov
    Christian C. Enz
    Adrian M. Ionescu
    Scientific Reports, 9
  • [27] Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors
    Saeidi, Ali
    Jazaeri, Farzan
    Stolichnov, Igor
    Enz, Christian C.
    Ionescu, Adrian M.
    SCIENTIFIC REPORTS, 2019, 9 (1)
  • [28] Study on Impact of Parasitic Capacitance on Performance of Graded Channel Negative Capacitance SOI FET at High Temperature
    Mehta, Hema
    Kaur, Harsupreet
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) : 2904 - 2909
  • [29] Circuit Performance Analysis of Analog RF LNA Designed with Negative Capacitance FET
    Eslahi, Hossein
    Hamilton, Tara J.
    Khandelwal, Sourabh
    2021 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2021, : 284 - 286
  • [30] Negative-Capacitance FET With a Cold Source
    Guo, Shujin
    Prentki, Raphael Joachim
    Jin, Kexin
    Chen, Chang-le
    Guo, Hong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (02) : 911 - 918
12345