A New Asymmetric Multilevel Inverter with Reduced Number of Switches and Reduction of Harmonics using Sine Property

被引：0
|
作者：
Kumar, A. Rakesh [1 ]
Deepa, T. [1 ]
机构：
[1] VIT Univ, SELECT, Chennai, Tamil Nadu, India
来源：
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016) | 2016年
关键词：
H Bridge; Harmonics; Inverter; Sine Property; Topology; PERFORMANCE;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
In this paper, a new topology named OTF (One-Two-Five) topology is proposed for an asymmetrical multilevel inverter. The OTF topology is implemented with less number of switches compared with other conventional and recently invented topologies. The reduction of switches leads to low cost of the inverter. The reduction of the switches is usually associated with more number of levels achieved and reduced harmonic content. Sine Property is reviewed with the proposed topology to reduce the harmonics content. Simulation is performed for a 17 level inverter of the proposed topology using MATLAB/SIMULINK. Fast Fourier Transformation (FFT) analysis is performed and the results are verified.
引用
收藏
页数：8
相关论文
共 50 条
  • [21] Novel Multilevel Inverter with Reduced Number of Switches and Batteries
    Deepak, Rashmy
    Kasturi, Vishnu S.
    Sarkar, Lepakshi
    Manjunatha, Y. R.
    Lakshmikantha, B. R.
    2013 INTERNATIONAL CONFERENCE ON CIRCUITS, CONTROLS AND COMMUNICATIONS (CCUBE), 2013,
  • [22] A Novel Topology for Multilevel Inverter with Reduced Number of Switches
    Karaca, Hulusi
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 350 - 354
  • [23] A higher levels multilevel inverter with reduced number of switches
    Harbi, I. A.
    Azazi, Haitham Z.
    Lashine, Azza E.
    Elsabbe, Awad E.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (08) : 1286 - 1299
  • [24] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches
    Ahmed, Rokan Ali
    Mekhilef, Saad
    Ping, Hew Wooi
    INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
  • [25] Analysis of a Multilevel Inverter Topology with Reduced Number of Switches
    Karaca, Hulusi
    TRANSACTIONS ON ENGINEERING TECHNOLOGIES: SPECIAL ISSUE OF THE WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE 2013, 2014, : 41 - 54
  • [26] A new asymmetric dual source multilevel inverter topology with reduced power switches
    Prem, P.
    Sathik, Jagabar
    Sivaraman, P.
    Mathewsaran, A.
    Aleem, Shady H. E. Abdel
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2019, 42 (05) : 460 - 472
  • [27] New Series of Single-Phase Symmetric/Asymmetric Multilevel Inverter Topologies with Reduced Number of Power Switches
    Rooholahi, Babak
    Salomon, Ralf
    2021 23RD EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'21 ECCE EUROPE), 2021,
  • [28] Analysis of Cascaded Multilevel Inverter with a Reduced Number of Switches for Reduction of Total Harmonic Distortion
    Muralikumar, Kola
    Ponnambalam, P.
    IETE JOURNAL OF RESEARCH, 2023, 69 (01) : 295 - 308
  • [29] A New Cross Switched Cascaded Multilevel Inverter Topology with Reduced Number of Switches
    Kamaldeep
    Kumar, Jagdish
    2016 IEEE 7TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2016,
  • [30] A new generalized topology for multilevel inverter with reduced number of DC sources and switches
    Maurya, Avinash
    Mishra, Ambarisha
    2020 INTERNATIONAL CONFERENCE ON EMERGING FRONTIERS IN ELECTRICAL AND ELECTRONIC TECHNOLOGIES (ICEFEET 2020), 2020,
12345