A methodology for architecture-level reliability risk analysis

被引:82
|
作者
Yacoub, SM
Ammar, HH
机构
[1] Hewlett Packard Labs, Palo Alto, CA 94304 USA
[2] W Virginia Univ, Dept Comp Sci & Elect Engn, Morgantown, WV 26506 USA
基金
美国国家科学基金会; 美国国家航空航天局;
关键词
reliability risk analysis; risk assessment; risk modeling; component-dependency graphs; software architecture; severity measures; dynamic metrics;
D O I
10.1109/TSE.2002.1010058
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Risk assessment is an essential process of every software risk management plan, Several risk assessment techniques are based on the subjective judgement of domain experts. Subjective risk assessment techniques are human intensive and error-prone. Risk assessment should be based on product attributes that we can quantitatively measure using product metrics. This paper presents a methodology for reliability risk assessment at the early stages of the development lifecycle, namely, the architecture level. We describe a heuristic risk assessment methodology that is based on dynamic metrics. The methodology uses dynamic complexity and dynamic coupling metrics to define complexity factors for the architecture elements (components and connectors). Severity analysis is performed using Failure Mode and Effect Analysis (FMEA) as applied to architecture models. We combine severity and complexity factors to develop heuristic risk factors for the architecture components and connectors. Based on analysis scenarios, we develop a risk assessment model that represents components, connectors, component risk factors, connector risk factors, and probabilities of component interactions. We also develop a risk analysis algorithm that aggregates risk factors of components and connectors to the architectural level. Using the risk aggregation and the risk analysis model, we show how to analyze the overall risk factor of the architecture as the function of the risk factors of its constituting components and connectors. A case study of a pacemaker architecture is used to illustrate the application of the methodology. The methodology is used to identify critical components and connectors and to investigate the sensitivity of the architecture risk factor to changes in the heuristic risk factors of the architecture elements.
引用
收藏
页码:529 / 547
页数:19
相关论文
共 50 条
  • [31] Promoting Data Mining Methodologies by Architecture-Level Optimizations
    Ge, Xin
    Ding, Enjie
    Xie, Hongxia
    WKDD: 2009 SECOND INTERNATIONAL WORKSHOP ON KNOWLEDGE DISCOVERY AND DATA MINING, PROCEEDINGS, 2009, : 179 - +
  • [32] Scenario-aware bus functional modeling for architecture-level performance analysis
    Chung, Eui-Young
    Lee, Hyuk-Jun
    Chung, Sung Woo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (04) : 875 - 878
  • [33] Evaluating architecture-level optimization in packet processing caches
    Tanaka, Kyosuke
    Yamaki, Hayato
    Miwa, Shinobu
    Honda, Hiroki
    COMPUTER NETWORKS, 2020, 181
  • [34] An architecture-level graphics processing unit energy model
    Wang, Zhuowei
    Cheng, Lianglun
    Zhao, Wuqing
    Xiong, Naixue
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (10): : 2795 - 2810
  • [35] Architecture-Level Fault-Tolerance for Biomedical Implants
    Seepers, Robert M.
    Strydis, Christos
    Gaydadjiev, Georgi N.
    2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 104 - 112
  • [36] Using model differencing for architecture-level regression testing
    Muccini, Henry
    SEAA 2007: 33RD EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS, PROCEEDINGS, 2007, : 59 - 66
  • [37] SoftArch: An architecture-level tool for modeling and analyzing soft errors
    Li, XD
    Adve, SV
    Bose, P
    Rivers, JA
    2005 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2005, : 496 - 505
  • [38] Empirical Study on the Effect of a Software Architecture Representation's Abstraction Level on the Architecture-Level Software Understanding
    Stevanetic, Srdjan
    Zdun, Uwe
    2014 14TH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE (QSIC 2014), 2014, : 359 - 364
  • [39] Architecture-level software performance abstractions for online, performance prediction
    Brosig, Fabian
    Huber, Nikolaus
    Kounev, Samuel
    SCIENCE OF COMPUTER PROGRAMMING, 2014, 90 : 71 - 92
  • [40] Architecture-level performance estimation method based on system-level profiling
    Ueda, K
    Sakanushi, K
    Takeuchi, Y
    Imai, M
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (01): : 12 - 19