A methodology for architecture-level reliability risk analysis

被引:82
|
作者
Yacoub, SM
Ammar, HH
机构
[1] Hewlett Packard Labs, Palo Alto, CA 94304 USA
[2] W Virginia Univ, Dept Comp Sci & Elect Engn, Morgantown, WV 26506 USA
基金
美国国家科学基金会; 美国国家航空航天局;
关键词
reliability risk analysis; risk assessment; risk modeling; component-dependency graphs; software architecture; severity measures; dynamic metrics;
D O I
10.1109/TSE.2002.1010058
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Risk assessment is an essential process of every software risk management plan, Several risk assessment techniques are based on the subjective judgement of domain experts. Subjective risk assessment techniques are human intensive and error-prone. Risk assessment should be based on product attributes that we can quantitatively measure using product metrics. This paper presents a methodology for reliability risk assessment at the early stages of the development lifecycle, namely, the architecture level. We describe a heuristic risk assessment methodology that is based on dynamic metrics. The methodology uses dynamic complexity and dynamic coupling metrics to define complexity factors for the architecture elements (components and connectors). Severity analysis is performed using Failure Mode and Effect Analysis (FMEA) as applied to architecture models. We combine severity and complexity factors to develop heuristic risk factors for the architecture components and connectors. Based on analysis scenarios, we develop a risk assessment model that represents components, connectors, component risk factors, connector risk factors, and probabilities of component interactions. We also develop a risk analysis algorithm that aggregates risk factors of components and connectors to the architectural level. Using the risk aggregation and the risk analysis model, we show how to analyze the overall risk factor of the architecture as the function of the risk factors of its constituting components and connectors. A case study of a pacemaker architecture is used to illustrate the application of the methodology. The methodology is used to identify critical components and connectors and to investigate the sensitivity of the architecture risk factor to changes in the heuristic risk factors of the architecture elements.
引用
收藏
页码:529 / 547
页数:19
相关论文
共 50 条
  • [21] Architecture-Level Representation and Analysis of Regulatory Controller Configuration for Complex Mechatronic Systems
    Cabrera, Andres A. Alvarez
    Tomiyama, Tetsuo
    JOURNAL OF INTEGRATED DESIGN & PROCESS SCIENCE, 2015, 19 (03) : 5 - 24
  • [22] Software Energy Consumption Estimation at Architecture-level
    Li, Deguang
    Guo, Bing
    Li, Junke
    Wang, Jihe
    Huang, Yanhui
    Li, Qiang
    Shen, Yan
    2016 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS) - PROCEEDINGS, 2016, : 7 - 11
  • [23] Exploring the potential of architecture-level power optimizations
    Seng, JS
    Tullsen, DM
    POWER- AWARE COMPUTER SYSTEMS, 2004, 3164 : 132 - 147
  • [24] Architecture-level synthesis for automatic interconnect pipelining
    Cong, J
    Fan, YP
    Zhang, ZR
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 602 - 607
  • [25] Performance, Power, and Reliability Tradeoffs of STT-RAM Cell Subject to Architecture-Level Requirement
    Li, Hai
    Wang, Xiaobin
    Ong, Zhong-Liang
    Wong, Weng-Fai
    Zhang, Yaojun
    Wang, Peiyuan
    Chen, Yiran
    IEEE TRANSACTIONS ON MAGNETICS, 2011, 47 (10) : 2356 - 2359
  • [26] An Architecture-Level Specification for Automated Supervisory Controller Design
    Cabrera, Andres A. Alvarez
    Lopes, Gabriel A. D.
    Tomiyama, Tetsuo
    JOURNAL OF INTEGRATED DESIGN & PROCESS SCIENCE, 2015, 19 (03) : 55 - 76
  • [27] An architecture-level analysis on deep learning models for low-impact computations
    Hengyi Li
    Zhichen Wang
    Xuebin Yue
    Wenwen Wang
    Hiroyuki Tomiyama
    Lin Meng
    Artificial Intelligence Review, 2023, 56 : 1971 - 2010
  • [28] An architecture-level analysis on deep learning models for low-impact computations
    Li, Hengyi
    Wang, Zhichen
    Yue, Xuebin
    Wang, Wenwen
    Tomiyama, Hiroyuki
    Meng, Lin
    ARTIFICIAL INTELLIGENCE REVIEW, 2023, 56 (03) : 1971 - 2010
  • [29] Evaluating the Impact of Possible Dependencies on Architecture-Level Maintainability
    Jin, Wuxia
    Zhong, Dinghong
    Cai, Yuanfang
    Kazman, Rick
    Liu, Ting
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2023, 49 (03) : 1064 - 1085
  • [30] Architecture-Level Energy Estimation for Heterogeneous Computing Systems
    Wang, Francis
    Wu, Yannan Nellie
    Woicik, Matthew
    Emer, Joel S.
    Sze, Vivienne
    2021 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2021), 2021, : 229 - 231