Addressing the Sample Preparation Challenges in Failure Analysis of Wafer Level Chip Scale Package Mounted Inside a Customer Camera Module

被引:0
|
作者
Lagar, Jason H. [1 ]
Sia, Rudolf A. [1 ]
机构
[1] Analog Devices Inc Philippines, Gateway Business Pk, Cavite, Philippines
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
One significant application of Wafer Level Chip Scale Package (WLCSP) is in opto-electronics and CCD image processing. This includes cellphone camera module, notebook or computer camera module, video telephone and many more. Its package size represents a real advantage for designers of camera modules and is the ideal choice for highly space-constrained camera applications. One complex part though, is when the WLCSP unit failed during customer electrical testing or in the field. Failure analysis of the failing WLCSP unit mounted inside a camera module will be very challenging. The camera module needs to be opened to gain access on the WLCSP part, demount it and proceed to reballing process to enable further electrical verification and fault isolation analysis. This paper discusses the evaluations done in demounting the WLCSP unit mounted inside a customer camera module. Combinations of thermo-mechanical process and parallel lapping were used to demount the WLCSP unit. The established process enabled the electrical verification, fault isolation and further destructive analysis of WLCSP customer return mounted inside a camera module.
引用
收藏
页码:132 / 135
页数:4
相关论文
共 22 条
  • [1] Failure Mechanisms of Boards in a Thin Wafer Level Chip Scale Package
    Rajmane, Pavan
    Khan, Hassaan Ahmad
    Doiphode, Aniruddha
    Rahangdale, Unique
    Agonafer, Dereje
    Lohia, Alok
    Kummerl, Steven
    Nguyen, Luu
    PROCEEDINGS OF THE 2017 SIXTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS ITHERM 2017, 2017, : 1099 - 1105
  • [2] Analysis of interconnection reliability of dielectric layer for wafer level chip scale package
    Wang, Chiyu
    Hsieh, Adren
    Wang, Yaochen
    Pai, Archer
    Pan, Cheng-Tang
    Wang, Shao-Yu
    Chiu, Chen-Chih
    Wang, Bo-Sheng
    Yang, Tsung-Lin
    2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 344 - 347
  • [3] Wafer Level Chip Scale Package Failure Mode Prediction using Finite Element Modeling
    Dudash, Viktor
    Machani, Kashi Vishwanath
    Boehme, Bjoern
    Capecchi, Simone
    Ok, Jungtae
    Meier, Karsten
    Kuechenmeister, Frank
    Wieland, Marcel
    Bock, Karlheinz
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [4] Prediction of Electromigration Induced Voids and Time to Failure for Solder Joint of a Wafer Level Chip Scale Package
    Liu, Yong
    Zhang, Yuanxing
    Liang, Lihua
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2010, 33 (03): : 544 - 552
  • [5] Wafer Level Chip Scale Packaging: Thermo-mechanical failure modes, Challenges & Guidelines
    Gallois-Garreignot, Sebastien
    Fiori, Vincent
    Provent, Gil
    Gonella, Roberto
    2016 17TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2016,
  • [6] Nonlinear fracture mechanics analysis of wafer level chip scale package solder joints with cracks
    Lau, JH
    Pan, SH
    Chang, C
    2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 857 - 865
  • [7] Resolving the Failure Analysis Challenges on Stacked Die Structure in Lead Frame Chip Scale Package
    Mendaros, Raymond G.
    Salimbangon, Jon Carlo P.
    ISTFA 2010: CONFERENCE PROCEEDINGS FROM THE 36TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2010, : 457 - 464
  • [8] Ball impact responses and failure analysis of wafer-level chip-scale packages
    Lai, Yi-Shao
    Yeh, Chang-Lin
    Chang, Hsiao-Chuan
    Kao, Chin-Li
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 179 - 184
  • [9] An optimization analysis of UBM thicknesses and solder geometry on a wafer level chip scale package using robust methods
    Lin, Heng-Cheng
    Kung, Chieh
    Chen, Rong-Sheng
    Liang, Gin-Tiao
    CMC-COMPUTERS MATERIALS & CONTINUA, 2006, 3 (02): : 55 - 64
  • [10] Critical issues of wafer level chip scale package (WLCSP) with emphasis on cost analysis and solder joint reliability
    Lau, JH
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (01): : 42 - 50